Home
last modified time | relevance | path

Searched refs:ori (Results 1 – 17 of 17) sorted by relevance

/qemu/tests/tcg/loongarch64/system/
H A Dboot.S39 ori t0, t2, 0x1e5
49 ori t0, t0, 0x1e0
/qemu/tests/migration/ppc64/
H A Da-b-kernel.S40 ori %r20,%r20,PPC_TEST_MEM_START@l
42 ori %r9,%r9,PPC_TEST_MEM_END@l
/qemu/pc-bios/vof/
H A Dentry.S3 ori rn,rn,name##@l
/qemu/target/microblaze/
H A Dinsns.decode201 ori 101000 ..... ..... ................ @typeb
H A Dtranslate.c519 DO_TYPEBI(ori, false, tcg_gen_ori_i32) in DO_TYPEA_CFG()
/qemu/target/riscv/
H A Dinsn32.decode140 # cbo.prefetch_{i,r,m} instructions are ori with rd=x0 and not decoded.
141 ori ............ ..... 110 ..... 0010011 @i
/qemu/target/openrisc/
H A Ddisas.c107 INSN(ori, "r%d, r%d, %d", a->d, a->a, a->k)
/qemu/target/loongarch/tcg/insn_trans/
H A Dtrans_arith.c.inc303 TRANS(ori, ALL, gen_rri_c, EXT_NONE, EXT_NONE, tcg_gen_ori_tl)
/qemu/disas/
H A Dmicroblaze.c107 bltd, ble, bled, bgt, bgtd, bge, bged, ori, andi, xori, andni, enumerator
365 …_NO_OFFSET, NO_DELAY_SLOT, IMMVAL_MASK_NON_SPECIAL, 0xA0000000, OPCODE_MASK_H, ori, logical_inst },
/qemu/target/s390x/tcg/
H A Dinsn-data.h.inc740 D(0xc00c, OIHF, RIL_a, EI, r1_o, i2_32u, r1, 0, ori, 0, 0x2020)
741 D(0xc00d, OILF, RIL_a, EI, r1_o, i2_32u, r1, 0, ori, 0, 0x2000)
742 D(0xa508, OIHH, RI_a, Z, r1_o, i2_16u, r1, 0, ori, 0, 0x1030)
743 D(0xa509, OIHL, RI_a, Z, r1_o, i2_16u, r1, 0, ori, 0, 0x1020)
744 D(0xa50a, OILH, RI_a, Z, r1_o, i2_16u, r1, 0, ori, 0, 0x1010)
745 D(0xa50b, OILL, RI_a, Z, r1_o, i2_16u, r1, 0, ori, 0, 0x1000)
H A Dtranslate_vx.c.inc3202 gen_gvec_fn_2i(ori, ES_32, v1, v2, 1ull << 31);
3221 gen_gvec_fn_2i(ori, ES_64, v1, v2, 1ull << 63);
/qemu/tcg/loongarch64/
H A Dtcg-target.c.inc329 /* val fits in uimm12: ori rd, zero, val */
339 /* High bits must be set; load with lu12i.w + optional ori. */
388 /* Offset within 32 bits; load with pcalau12i + ori. */
2182 * can express using andi/ori if ~constant satisfies
H A Dtcg-insn-defs.c.inc1729 /* Emits the `ori d, j, uk12` instruction. */
/qemu/target/loongarch/
H A Dinsns.decode152 ori 0000 001110 ............ ..... ..... @rr_ui12
H A Ddisas.c529 INSN(ori, rr_i) in INSN()
/qemu/target/riscv/insn_trans/
H A Dtrans_rvv.c.inc1742 GEN_OPIVI_GVEC_TRANS(vor_vi, IMM_SX, vor_vx, ori)
/qemu/tcg/ppc/
H A Dtcg-target.c.inc535 #define NOP ORI /* ori 0,0,0 */