| /qemu/target/sh4/ |
| H A D | translate.c | 504 tcg_gen_qemu_ld_i32(REG(B11_8), addr, ctx->memidx, in _decode_opc()
528 tcg_gen_qemu_ld_i32(REG(B11_8), addr, ctx->memidx, in _decode_opc()
536 tcg_gen_qemu_ld_i32(REG(B11_8), addr, ctx->memidx, in _decode_opc()
660 tcg_gen_qemu_ld_i32(REG(B11_8), addr, ctx->memidx, in _decode_opc()
668 tcg_gen_qemu_ld_i32(REG(B11_8), addr, ctx->memidx, in _decode_opc()
809 tcg_gen_qemu_ld_i32(arg0, REG(B7_4), ctx->memidx, in _decode_opc()
823 tcg_gen_qemu_ld_i32(arg0, REG(B7_4), ctx->memidx, in _decode_opc()
1243 tcg_gen_qemu_ld_i32(REG(0), addr, ctx->memidx, in _decode_opc()
1385 tcg_gen_qemu_ld_i32(val, REG(B11_8), ctx->memidx, in _decode_opc()
1494 tcg_gen_qemu_ld_i32(REG(0), REG(B11_8), ctx->memidx, in _decode_opc()
[all …]
|
| /qemu/include/tcg/ |
| H A D | tcg-op.h | 56 #define tcg_gen_qemu_ld_tl tcg_gen_qemu_ld_i32
70 tcg_gen_qemu_ld_i32(TCGv_i32 v, TCGv a, TCGArg i, MemOp m) in tcg_gen_qemu_ld_i32() function
|
| /qemu/target/i386/tcg/ |
| H A D | translate.c | 2539 tcg_gen_qemu_ld_i32(s->tmp2_i32, s->A0, in disas_insn_x87()
2544 tcg_gen_qemu_ld_i32(s->tmp2_i32, s->A0, in disas_insn_x87()
2555 tcg_gen_qemu_ld_i32(s->tmp2_i32, s->A0, in disas_insn_x87()
2578 tcg_gen_qemu_ld_i32(s->tmp2_i32, s->A0, in disas_insn_x87()
2583 tcg_gen_qemu_ld_i32(s->tmp2_i32, s->A0, in disas_insn_x87()
2594 tcg_gen_qemu_ld_i32(s->tmp2_i32, s->A0, in disas_insn_x87()
2658 tcg_gen_qemu_ld_i32(s->tmp2_i32, s->A0, in disas_insn_x87()
4300 tcg_gen_qemu_ld_i32(s->tmp2_i32, s->A0, s->mem_index, MO_LEUL); in disas_insn_old()
|
| H A D | emit.c.inc | 3779 tcg_gen_qemu_ld_i32(s->tmp2_i32, s->A0, s->mem_index, MO_LEUL);
3911 tcg_gen_qemu_ld_i32(s->tmp2_i32, s->A0, s->mem_index, MO_LEUL);
|
| /qemu/target/rx/ |
| H A D | translate.c | 165 tcg_gen_qemu_ld_i32(reg, mem, 0, size | MO_SIGN | MO_TE); in rx_gen_ld()
171 tcg_gen_qemu_ld_i32(reg, mem, 0, size | MO_TE); in rx_gen_ldu()
228 tcg_gen_qemu_ld_i32(mem, addr, 0, mop | MO_TE); in rx_load_source()
|
| /qemu/target/microblaze/ |
| H A D | translate.c | 744 tcg_gen_qemu_ld_i32(reg_for_write(dc, rd), addr, mem_index, mop); in do_load()
848 tcg_gen_qemu_ld_i32(cpu_res_val, addr, dc->mem_index, MO_TEUL); in trans_lwx()
|
| /qemu/target/alpha/ |
| H A D | translate.c | 291 tcg_gen_qemu_ld_i32(tmp32, addr, ctx->mem_idx, MO_LEUL | UNALIGN(ctx)); in gen_ldf()
305 tcg_gen_qemu_ld_i32(tmp32, addr, ctx->mem_idx, MO_LEUL | UNALIGN(ctx)); in gen_lds()
|
| /qemu/target/ppc/translate/ |
| H A D | fp-impl.c.inc | 732 tcg_gen_qemu_ld_i32(tmp, addr, ctx->mem_idx, DEF_MEMOP(MO_UL));
|
| H A D | vsx-impl.c.inc | 130 tcg_gen_qemu_ld_i32(data, EA, ctx->mem_idx, DEF_MEMOP(MO_UL));
|
| /qemu/target/xtensa/ |
| H A D | translate.c | 1523 tcg_gen_qemu_ld_i32(res, addr, dc->cring, MO_UB); in translate_dcache()
1656 tcg_gen_qemu_ld_i32(arg[0].out, addr, dc->cring, mop); in translate_l32ex()
1700 tcg_gen_qemu_ld_i32(arg[0].out, tmp, dc->cring, MO_TEUL); in translate_l32r()
|
| /qemu/target/sparc/ |
| H A D | translate.c | 1968 tcg_gen_qemu_ld_i32(d32, addr, da->mem_idx, memop); in gen_ldf_asi()
4558 tcg_gen_qemu_ld_i32(tmp, addr, dc->mem_idx, MO_TEUL | MO_ALIGN); in trans_LDFSR()
|
| /qemu/target/hppa/ |
| H A D | translate.c | 1604 tcg_gen_qemu_ld_i32(dest, addr, ctx->mmu_idx, mop | UNALIGN(ctx)); in do_load_32()
|
| /qemu/target/m68k/ |
| H A D | translate.c | 958 tcg_gen_qemu_ld_i32(tmp, addr, index, MO_TEUL); in gen_load_fp()
|
| /qemu/target/arm/tcg/ |
| H A D | translate.c | 937 tcg_gen_qemu_ld_i32(val, addr, index, opc); in gen_aa32_ld_internal_i32()
|
| /qemu/target/mips/tcg/ |
| H A D | translate.c | 2284 tcg_gen_qemu_ld_i32(fp0, t0, ctx->mem_idx, MO_TESL | in gen_flt_ldst()
4393 tcg_gen_qemu_ld_i32(fp0, t0, ctx->mem_idx, MO_TESL | in gen_loongson_lsdc2()
|