Home
last modified time | relevance | path

Searched refs:virt_memmap (Results 1 – 5 of 5) sorted by relevance

/qemu/hw/mips/
H A Dloongson3_virt.c68 const MemMapEntry virt_memmap[] = { variable
284 hwaddr cfg_addr = virt_memmap[VIRT_FW_CFG].base; in fw_conf_init()
438 virt_memmap[VIRT_PCIE_ECAM].base, in loongson3_virt_devices_init()
445 virt_memmap[VIRT_PCIE_MMIO].size); in loongson3_virt_devices_init()
447 virt_memmap[VIRT_PCIE_MMIO].base, in loongson3_virt_devices_init()
453 virt_memmap[VIRT_PCIE_PIO].size); in loongson3_virt_devices_init()
539 sysbus_create_simple("goldfish_rtc", virt_memmap[VIRT_RTC].base, in mips_loongson3_virt_init()
578 virt_memmap[VIRT_LOWMEM].base, ram); in mips_loongson3_virt_init()
580 virt_memmap[VIRT_BIOS_ROM].base, bios); in mips_loongson3_virt_init()
582 virt_memmap[VIRT_HIGHMEM].base, machine->ram); in mips_loongson3_virt_init()
[all …]
H A Dloongson3_bootp.c76 s->uarts[0].uart_base = cpu_to_le64(virt_memmap[VIRT_UART].base); in init_system_loongson()
86 irq_info->pci_mem_start_addr = cpu_to_le64(virt_memmap[VIRT_PCIE_MMIO].base); in init_irq_source()
87 irq_info->pci_mem_end_addr = cpu_to_le64(virt_memmap[VIRT_PCIE_MMIO].base + in init_irq_source()
88 virt_memmap[VIRT_PCIE_MMIO].size - 1); in init_irq_source()
89 irq_info->pci_io_start_addr = cpu_to_le64(virt_memmap[VIRT_PCIE_PIO].base); in init_irq_source()
H A Dloongson3_bootp.h231 extern const MemMapEntry virt_memmap[];
/qemu/hw/openrisc/
H A Dvirt.c75 } virt_memmap[] = { variable
504 virt_memmap[VIRT_OMPIC].size, in openrisc_virt_init()
509 virt_memmap[VIRT_UART].size, in openrisc_virt_init()
512 openrisc_virt_test_init(state, virt_memmap[VIRT_TEST].base, in openrisc_virt_init()
513 virt_memmap[VIRT_TEST].size); in openrisc_virt_init()
515 openrisc_virt_rtc_init(state, virt_memmap[VIRT_RTC].base, in openrisc_virt_init()
520 virt_memmap[VIRT_ECAM].size, in openrisc_virt_init()
521 virt_memmap[VIRT_PIO].base, in openrisc_virt_init()
522 virt_memmap[VIRT_PIO].size, in openrisc_virt_init()
523 virt_memmap[VIRT_MMIO].base, in openrisc_virt_init()
[all …]
/qemu/hw/riscv/
H A Dvirt.c70 static const MemMapEntry virt_memmap[] = { variable
156 hwaddr flashsize = virt_memmap[VIRT_FLASH].size / 2; in virt_flash_map()
157 hwaddr flashbase = virt_memmap[VIRT_FLASH].base; in virt_flash_map()
955 hwaddr flashbase = virt_memmap[VIRT_FLASH].base; in create_fdt_flash()
1022 create_fdt_reset(s, virt_memmap, &phandle); in finalize_fdt()
1026 create_fdt_rtc(s, virt_memmap, irq_mmio_phandle); in finalize_fdt()
1147 hwaddr base = virt_memmap[VIRT_FW_CFG].base; in create_fw_cfg()
1245 const MemMapEntry *memmap = virt_memmap; in create_platform_bus()
1310 const MemMapEntry *memmap = virt_memmap; in virt_machine_done()
1403 const MemMapEntry *memmap = virt_memmap; in virt_machine_init()
[all …]