Home
last modified time | relevance | path

Searched refs:speed_cntl (Results 1 – 9 of 9) sorted by relevance

/dragonfly/sys/dev/drm/radeon/
H A Drv770.c2021 u32 link_width_cntl, lanes, speed_cntl, tmp; in rv770_pcie_gen2_enable() local
2065 speed_cntl = RREG32_PCIE_PORT(PCIE_LC_SPEED_CNTL); in rv770_pcie_gen2_enable()
2066 if ((speed_cntl & LC_OTHER_SIDE_EVER_SENT_GEN2) && in rv770_pcie_gen2_enable()
2067 (speed_cntl & LC_OTHER_SIDE_SUPPORTS_GEN2)) { in rv770_pcie_gen2_enable()
2079 speed_cntl &= ~LC_TARGET_LINK_SPEED_OVERRIDE_EN; in rv770_pcie_gen2_enable()
2080 WREG32_PCIE_PORT(PCIE_LC_SPEED_CNTL, speed_cntl); in rv770_pcie_gen2_enable()
2083 speed_cntl |= LC_CLR_FAILED_SPD_CHANGE_CNT; in rv770_pcie_gen2_enable()
2084 WREG32_PCIE_PORT(PCIE_LC_SPEED_CNTL, speed_cntl); in rv770_pcie_gen2_enable()
2087 speed_cntl &= ~LC_CLR_FAILED_SPD_CHANGE_CNT; in rv770_pcie_gen2_enable()
2088 WREG32_PCIE_PORT(PCIE_LC_SPEED_CNTL, speed_cntl); in rv770_pcie_gen2_enable()
[all …]
H A Dr600.c4535 speed_cntl = RREG32_PCIE_PORT(PCIE_LC_SPEED_CNTL); in r600_pcie_gen2_enable()
4536 if (speed_cntl & LC_CURRENT_DATA_RATE) { in r600_pcie_gen2_enable()
4564 speed_cntl = RREG32_PCIE_PORT(PCIE_LC_SPEED_CNTL); in r600_pcie_gen2_enable()
4565 if ((speed_cntl & LC_OTHER_SIDE_EVER_SENT_GEN2) && in r600_pcie_gen2_enable()
4566 (speed_cntl & LC_OTHER_SIDE_SUPPORTS_GEN2)) { in r600_pcie_gen2_enable()
4582 speed_cntl &= ~LC_VOLTAGE_TIMER_SEL_MASK; in r600_pcie_gen2_enable()
4583 speed_cntl &= ~LC_FORCE_DIS_HW_SPEED_CHANGE; in r600_pcie_gen2_enable()
4584 speed_cntl |= LC_FORCE_EN_HW_SPEED_CHANGE; in r600_pcie_gen2_enable()
4585 WREG32_PCIE_PORT(PCIE_LC_SPEED_CNTL, speed_cntl); in r600_pcie_gen2_enable()
4604 speed_cntl &= ~LC_TARGET_LINK_SPEED_OVERRIDE_EN; in r600_pcie_gen2_enable()
[all …]
H A Devergreen.c5318 u32 link_width_cntl, speed_cntl; in evergreen_pcie_gen2_enable() local
5345 speed_cntl = RREG32_PCIE_PORT(PCIE_LC_SPEED_CNTL); in evergreen_pcie_gen2_enable()
5346 if (speed_cntl & LC_CURRENT_DATA_RATE) { in evergreen_pcie_gen2_enable()
5353 if ((speed_cntl & LC_OTHER_SIDE_EVER_SENT_GEN2) || in evergreen_pcie_gen2_enable()
5354 (speed_cntl & LC_OTHER_SIDE_SUPPORTS_GEN2)) { in evergreen_pcie_gen2_enable()
5361 speed_cntl &= ~LC_TARGET_LINK_SPEED_OVERRIDE_EN; in evergreen_pcie_gen2_enable()
5362 WREG32_PCIE_PORT(PCIE_LC_SPEED_CNTL, speed_cntl); in evergreen_pcie_gen2_enable()
5365 speed_cntl |= LC_CLR_FAILED_SPD_CHANGE_CNT; in evergreen_pcie_gen2_enable()
5366 WREG32_PCIE_PORT(PCIE_LC_SPEED_CNTL, speed_cntl); in evergreen_pcie_gen2_enable()
5369 speed_cntl &= ~LC_CLR_FAILED_SPD_CHANGE_CNT; in evergreen_pcie_gen2_enable()
[all …]
H A Dsi.c7085 u32 speed_cntl, mask, current_data_rate; in si_pcie_gen3_enable() local
7110 speed_cntl = RREG32_PCIE_PORT(PCIE_LC_SPEED_CNTL); in si_pcie_gen3_enable()
7111 current_data_rate = (speed_cntl & LC_CURRENT_DATA_RATE_MASK) >> in si_pcie_gen3_enable()
7217 speed_cntl |= LC_FORCE_EN_SW_SPEED_CHANGE | LC_FORCE_DIS_HW_SPEED_CHANGE; in si_pcie_gen3_enable()
7218 speed_cntl &= ~LC_FORCE_DIS_SW_SPEED_CHANGE; in si_pcie_gen3_enable()
7219 WREG32_PCIE_PORT(PCIE_LC_SPEED_CNTL, speed_cntl); in si_pcie_gen3_enable()
7231 speed_cntl = RREG32_PCIE_PORT(PCIE_LC_SPEED_CNTL); in si_pcie_gen3_enable()
7232 speed_cntl |= LC_INITIATE_LINK_SPEED_CHANGE; in si_pcie_gen3_enable()
7233 WREG32_PCIE_PORT(PCIE_LC_SPEED_CNTL, speed_cntl); in si_pcie_gen3_enable()
7236 speed_cntl = RREG32_PCIE_PORT(PCIE_LC_SPEED_CNTL); in si_pcie_gen3_enable()
[all …]
H A Dcik.c9472 u32 speed_cntl, mask, current_data_rate; in cik_pcie_gen3_enable() local
9497 speed_cntl = RREG32_PCIE_PORT(PCIE_LC_SPEED_CNTL); in cik_pcie_gen3_enable()
9498 current_data_rate = (speed_cntl & LC_CURRENT_DATA_RATE_MASK) >> in cik_pcie_gen3_enable()
9604 speed_cntl |= LC_FORCE_EN_SW_SPEED_CHANGE | LC_FORCE_DIS_HW_SPEED_CHANGE; in cik_pcie_gen3_enable()
9605 speed_cntl &= ~LC_FORCE_DIS_SW_SPEED_CHANGE; in cik_pcie_gen3_enable()
9606 WREG32_PCIE_PORT(PCIE_LC_SPEED_CNTL, speed_cntl); in cik_pcie_gen3_enable()
9618 speed_cntl = RREG32_PCIE_PORT(PCIE_LC_SPEED_CNTL); in cik_pcie_gen3_enable()
9619 speed_cntl |= LC_INITIATE_LINK_SPEED_CHANGE; in cik_pcie_gen3_enable()
9620 WREG32_PCIE_PORT(PCIE_LC_SPEED_CNTL, speed_cntl); in cik_pcie_gen3_enable()
9623 speed_cntl = RREG32_PCIE_PORT(PCIE_LC_SPEED_CNTL); in cik_pcie_gen3_enable()
[all …]
H A Dci_dpm.c4846 u32 speed_cntl = 0; in ci_get_current_pcie_speed() local
4848 speed_cntl = RREG32_PCIE_PORT(PCIE_LC_SPEED_CNTL) & LC_CURRENT_DATA_RATE_MASK; in ci_get_current_pcie_speed()
4849 speed_cntl >>= LC_CURRENT_DATA_RATE_SHIFT; in ci_get_current_pcie_speed()
4851 return (u16)speed_cntl; in ci_get_current_pcie_speed()
H A Dsi_dpm.c5734 u32 speed_cntl; in si_get_current_pcie_speed() local
5736 speed_cntl = RREG32_PCIE_PORT(PCIE_LC_SPEED_CNTL) & LC_CURRENT_DATA_RATE_MASK; in si_get_current_pcie_speed()
5737 speed_cntl >>= LC_CURRENT_DATA_RATE_SHIFT; in si_get_current_pcie_speed()
5739 return (u16)speed_cntl; in si_get_current_pcie_speed()
/dragonfly/sys/dev/drm/amd/amdgpu/
H A Dcik.c1381 u32 speed_cntl, current_data_rate; in cik_pcie_gen3_enable() local
1398 speed_cntl = RREG32_PCIE(ixPCIE_LC_SPEED_CNTL); in cik_pcie_gen3_enable()
1399 current_data_rate = (speed_cntl & PCIE_LC_SPEED_CNTL__LC_CURRENT_DATA_RATE_MASK) >> in cik_pcie_gen3_enable()
1511 speed_cntl |= PCIE_LC_SPEED_CNTL__LC_FORCE_EN_SW_SPEED_CHANGE_MASK | in cik_pcie_gen3_enable()
1513 speed_cntl &= ~PCIE_LC_SPEED_CNTL__LC_FORCE_DIS_SW_SPEED_CHANGE_MASK; in cik_pcie_gen3_enable()
1514 WREG32_PCIE(ixPCIE_LC_SPEED_CNTL, speed_cntl); in cik_pcie_gen3_enable()
1526 speed_cntl = RREG32_PCIE(ixPCIE_LC_SPEED_CNTL); in cik_pcie_gen3_enable()
1527 speed_cntl |= PCIE_LC_SPEED_CNTL__LC_INITIATE_LINK_SPEED_CHANGE_MASK; in cik_pcie_gen3_enable()
1528 WREG32_PCIE(ixPCIE_LC_SPEED_CNTL, speed_cntl); in cik_pcie_gen3_enable()
1531 speed_cntl = RREG32_PCIE(ixPCIE_LC_SPEED_CNTL); in cik_pcie_gen3_enable()
[all …]
H A Dsi_dpm.c6187 u32 speed_cntl; in si_get_current_pcie_speed() local
6189 speed_cntl = RREG32_PCIE_PORT(PCIE_LC_SPEED_CNTL) & LC_CURRENT_DATA_RATE_MASK; in si_get_current_pcie_speed()
6190 speed_cntl >>= LC_CURRENT_DATA_RATE_SHIFT; in si_get_current_pcie_speed()
6192 return (u16)speed_cntl; in si_get_current_pcie_speed()