Home
last modified time | relevance | path

Searched refs:d (Results 251 – 275 of 897) sorted by relevance

1...<<11121314151617181920>>...36

/qemu/target/arm/tcg/
H A Dsve_helper.c2794 if (d < s || d >= s + n) { in swap_memmove()
2808 if (d < s || d >= s + n) { in swap_memmove()
2821 if (d < s || d >= s + n) { in swap_memmove()
3478 d[j] = 0; in HELPER()
3939 d[i] = (this_b & this_g) | (d[i] & ~this_g); in compute_brk_m()
5190 d = float16_muladd(e2, e1, d, 0, status); in HELPER()
5195 d = float16_muladd(e4, e3, d, 0, status); in HELPER()
5235 d = float32_muladd(e2, e1, d, 0, status); in HELPER()
5240 d = float32_muladd(e4, e3, d, 0, status); in HELPER()
5280 d = float64_muladd(e2, e1, d, 0, status); in HELPER()
[all …]
H A Dtranslate-sve.c646 tcg_gen_not_vec(vece, d, d); in gen_nbsl_vec()
6082 tcg_gen_andi_i64(d, d, mask); in gen_ushll_i64()
6296 tcg_gen_smin_vec(vece, d, d, t); in gen_sqxtnb_vec()
6298 tcg_gen_and_vec(vece, d, d, t); in gen_sqxtnb_vec()
6501 tcg_gen_andi_i64(d, d, mask); in gen_shrnb_i64()
6557 tcg_gen_andi_i64(d, d, mask); in TRANS_FEAT()
6558 tcg_gen_or_i64(d, d, n); in TRANS_FEAT()
7184 tcg_gen_smin_i32(d, d, m); in gen_sclamp_i32()
7190 tcg_gen_smin_i64(d, d, m); in gen_sclamp_i64()
7235 tcg_gen_umin_i32(d, d, m); in TRANS_FEAT()
[all …]
/qemu/accel/tcg/
H A Dcputlb.c493 CPUTLBDesc *d = &cpu->neg.tlb.d[mmu_idx]; in tlb_flush_vtlb_page_mask_locked() local
604 tlb_flush_page_by_mmuidx_async_0(cpu, d->addr, d->idxmap); in tlb_flush_page_by_mmuidx_async_2()
605 g_free(d); in tlb_flush_page_by_mmuidx_async_2()
675 CPUTLBDesc *d = &cpu->neg.tlb.d[midx]; in tlb_flush_range_locked() local
736 d.addr, d.bits, d.len, d.idxmap); in tlb_flush_range_by_mmuidx_async_0()
741 tlb_flush_range_locked(cpu, mmu_idx, d.addr, d.len, d.bits); in tlb_flush_range_by_mmuidx_async_0()
771 g_free(d); in tlb_flush_range_by_mmuidx_async_1()
798 d.len = len; in tlb_flush_range_by_mmuidx()
843 p = g_memdup(&d, sizeof(d)); in tlb_flush_range_by_mmuidx_all_cpus_synced()
849 p = g_memdup(&d, sizeof(d)); in tlb_flush_range_by_mmuidx_all_cpus_synced()
[all …]
/qemu/docs/config/
H A Dich9-ehci-uhci.cfg7 # controllers as multifunction device in PCI slot "1d".
15 addr = "1d.7"
20 addr = "1d.0"
27 addr = "1d.1"
34 addr = "1d.2"
/qemu/hw/display/
H A Dmacfb.c143 *(uint32_t *)d = rgb_to_pixel32(r, g, b); in macfb_draw_line1()
144 d += 4; in macfb_draw_line1()
164 d += 4; in macfb_draw_line2()
184 d += 4; in macfb_draw_line4()
202 d += 4; in macfb_draw_line8()
222 d += 4; in macfb_draw_line16()
240 d += 4; in macfb_draw_line24()
749 static void macfb_sysbus_reset(DeviceState *d) in macfb_sysbus_reset() argument
751 MacfbSysBusState *s = MACFB(d); in macfb_sysbus_reset()
755 static void macfb_nubus_reset(DeviceState *d) in macfb_nubus_reset() argument
[all …]
H A Dcirrus_vga_rop.h71 #define ROP_OP(st, d, s) glue(rop_8_, ROP_NAME)(st, d, s) argument
72 #define ROP_OP_TR(st, d, s, t) glue(rop_tr_8_, ROP_NAME)(st, d, s, t) argument
73 #define ROP_OP_16(st, d, s) glue(rop_16_, ROP_NAME)(st, d, s) argument
74 #define ROP_OP_TR_16(st, d, s, t) glue(rop_tr_16_, ROP_NAME)(st, d, s, t) argument
75 #define ROP_OP_32(st, d, s) glue(rop_32_, ROP_NAME)(st, d, s) argument
/qemu/tests/tcg/cris/bare/
H A Dcheck_cmp-2.s7 move.d 4294967283, $r0
8 move.d $r0, $r10
9 cmp.d $r0, $r10
11 move.d $r10, $r3
/qemu/hw/scsi/
H A Dscsi-bus.c79 SCSIDevice *d; in scsi_device_get() local
82 if (d) { in scsi_device_get()
83 object_ref(d); in scsi_device_get()
85 return d; in scsi_device_get()
275 SCSIDevice *d; in scsi_bus_is_address_free() local
279 if (d && d->lun == lun) { in scsi_bus_is_address_free()
310 SCSIDevice *d; in scsi_bus_check_address() local
779 req->dev = d; in scsi_req_alloc()
1793 path = g_strdup_printf("%s/%d:%d:%d", id, d->channel, d->id, d->lun); in scsibus_get_dev_path()
1795 path = g_strdup_printf("%d:%d:%d", d->channel, d->id, d->lun); in scsibus_get_dev_path()
[all …]
/qemu/include/libdecnumber/
H A DdecNumberLocal.h239 #define D2U(d) ((unsigned)((d)<=DECMAXD2U?d2utable[d]:((d)+7)>>3)) argument
241 #define D2U(d) ((unsigned)((d)<=DECMAXD2U?d2utable[d]:((d)+3)>>2)) argument
243 #define D2U(d) ((d)<=DECMAXD2U?d2utable[d]:((d)+DECDPUN-1)/DECDPUN) argument
246 #define SD2U(d) (((d)+DECDPUN-1)/DECDPUN) argument
250 #define MSUDIGITS(d) ((d)-(D2U(d)-1)*DECDPUN) argument
257 #define D2N(d) \ argument
258 ((((SD2U(d)-1)*sizeof(Unit))+sizeof(decNumber)*2-1)/sizeof(decNumber))
/qemu/bsd-user/openbsd/
H A Dstrace.list5 { TARGET_OPENBSD_NR_accept, "accept", "%s(%d,%#x,%#x)", NULL, NULL },
20 { TARGET_OPENBSD_NR_close, "close", "%s(%d)", NULL, NULL },
22 { TARGET_OPENBSD_NR_connect, "connect", "%s(%d,%#x,%d)", NULL, NULL },
26 { TARGET_OPENBSD_NR_exit, "exit", "%s(%d)\n", NULL, NULL },
29 { TARGET_OPENBSD_NR_fchmod, "fchmod", "%s(%d,%#o)", NULL, NULL },
30 { TARGET_OPENBSD_NR_fchown, "fchown", "%s(\"%s\",%d,%d)", NULL, NULL },
38 { TARGET_OPENBSD_NR_fstat, "fstat", "%s(%d,%p)", NULL, NULL },
39 { TARGET_OPENBSD_NR_fstatfs, "fstatfs", "%s(%d,%p)", NULL, NULL },
103 { TARGET_OPENBSD_NR_munmap, "munmap", "%s(%p,%d)", NULL, NULL },
119 { TARGET_OPENBSD_NR_read, "read", "%s(%d,%#x,%d)", NULL, NULL },
[all …]
/qemu/hw/xen/
H A Dxen_pt_msi.c162 PCIDevice *d = &s->dev; in msi_msix_update() local
168 XEN_PT_LOG(d, "Updating MSI%s with pirq %d gvec 0x%x gflags 0x%x" in msi_msix_update()
182 XEN_PT_ERR(d, "Updating of MSI%s failed. (err: %d)\n", in msi_msix_update()
201 PCIDevice *d = &s->dev; in msi_msix_disable() local
211 XEN_PT_LOG(d, "Unbind MSI%s with pirq %d, gvec 0x%x\n", in msi_msix_disable()
531 PCIDevice *d = &s->dev; in xen_pt_msix_init() local
542 XEN_PT_ERR(d, "Invalid id 0x%x base 0x%x\n", id, base); in xen_pt_msix_init()
548 XEN_PT_ERR(d, "Failed to read PCI_MSIX_FLAGS field\n"); in xen_pt_msix_init()
571 XEN_PT_ERR(d, "Failed to read PCI_MSIX_TABLE field\n"); in xen_pt_msix_init()
585 XEN_PT_LOG(d, "table_off = 0x%x, total_entries = %d\n", in xen_pt_msix_init()
[all …]
H A Dxen_pvdev.c45 struct xs_dirs *d; in xenstore_cleanup_dir() local
47 d = g_malloc(sizeof(*d)); in xenstore_cleanup_dir()
48 d->xs_dir = dir; in xenstore_cleanup_dir()
49 QTAILQ_INSERT_TAIL(&xs_cleanup, d, list); in xenstore_cleanup_dir()
54 struct xs_dirs *d; in xen_config_cleanup() local
56 QTAILQ_FOREACH(d, &xs_cleanup, list) { in xen_config_cleanup()
57 qemu_xen_xs_destroy(xenstore, 0, d->xs_dir); in xen_config_cleanup()
/qemu/backends/tpm/
H A Dtrace-events17 tpm_emulator_set_locality(uint8_t locty) "setting locality to %d"
21 tpm_emulator_startup_tpm_resume(bool is_resume, size_t buffersize) "is_resume: %d, buffer size: %zu"
22 tpm_emulator_get_tpm_established_flag(uint8_t flag) "got established flag: %d"
25 tpm_emulator_vm_state_change(int running, int state) "state change to running %d state %d"
30 tpm_emulator_get_state_blob(uint8_t type, uint32_t size, uint32_t flags) "got state blob type %d, %…
31 tpm_emulator_set_state_blob(uint8_t type, uint32_t size, uint32_t flags) "set state blob type %d, %…
/qemu/hw/pci-bridge/
H A Di82801b11.c62 static void i82801b11_bridge_realize(PCIDevice *d, Error **errp) in i82801b11_bridge_realize() argument
66 pci_bridge_initfn(d, TYPE_PCI_BUS); in i82801b11_bridge_realize()
68 rc = pci_bridge_ssvid_init(d, I82801ba_SSVID_OFFSET, in i82801b11_bridge_realize()
74 pci_config_set_prog_interface(d->config, PCI_CLASS_BRIDGE_PCI_INF_SUB); in i82801b11_bridge_realize()
78 pci_bridge_exitfn(d); in i82801b11_bridge_realize()
/qemu/hw/ppc/
H A Dpegasos2.c298 uint64_t d[2]; in pegasos2_machine_reset() local
388 d[0] = cpu_to_be64(pm->kernel_entry); in pegasos2_machine_reset()
390 qemu_fdt_setprop(fdt, "/chosen", "qemu,boot-kernel", d, sizeof(d)); in pegasos2_machine_reset()
741 void (*dtf)(PCIBus *bus, PCIDevice *d, FDTInfo *fi);
764 if (pci_get_word(&d->config[PCI_CLASS_DEVICE]) == in add_pci_device()
778 PCI_SLOT(d->devfn)); in add_pci_device()
779 if (PCI_FUNC(d->devfn)) { in add_pci_device()
786 device_map[i].dtf(bus, d, &cfi); in add_pci_device()
788 cells[0] = cpu_to_be32(d->devfn << 8); in add_pci_device()
795 if (!d->io_regions[i].size) { in add_pci_device()
[all …]
/qemu/tests/tcg/alpha/
H A Dtest-cvttq.c27 static long test_cvttq(long *ret_e, double d) in test_cvttq() argument
41 : "f"(d), "f"(reset)); in test_cvttq()
50 double d; in main() member
69 long e, r = test_cvttq(&e, T[i].d); in main()
73 T[i].d, T[i].r, T[i].e >> 48, r, e >> 48); in main()
/qemu/libdecnumber/dpd/
H A Ddecimal64.c64 #define DEC_clear(d) memset(d, 0, sizeof(*d)) argument
163 Int d=dn->digits; in decimal64FromNumber() local
164 for (i=0; d>0; i++, d-=3) dpd[i]=BIN2DPD[dn->lsu[i]]; in decimal64FromNumber()
503 #define decimal64Sign(d) ((unsigned)(d)->bytes[0]>>7) argument
506 #define decimal64Comb(d) (((d)->bytes[0] & 0x7c)>>2) argument
509 #define decimal64ExpCon(d) ((((d)->bytes[0] & 0x03)<<6) \ argument
510 | ((unsigned)(d)->bytes[1]>>2))
513 #define decimal64SetSign(d, b) { \ argument
514 (d)->bytes[0]|=((unsigned)(b)<<7);}
519 #define decimal64SetExpCon(d, e) { \ argument
[all …]
/qemu/hw/pci/
H A Dpci-hmp-cmds.c129 PCIDevice *d = (PCIDevice *)dev; in pcibus_dev_print() local
130 int class = pci_get_word(d->config + PCI_CLASS_DEVICE); in pcibus_dev_print()
144 indent, "", ctxt, pci_dev_bus_num(d), in pcibus_dev_print()
145 PCI_SLOT(d->devfn), PCI_FUNC(d->devfn), in pcibus_dev_print()
146 pci_get_word(d->config + PCI_VENDOR_ID), in pcibus_dev_print()
147 pci_get_word(d->config + PCI_DEVICE_ID), in pcibus_dev_print()
148 pci_get_word(d->config + PCI_SUBSYSTEM_VENDOR_ID), in pcibus_dev_print()
149 pci_get_word(d->config + PCI_SUBSYSTEM_ID)); in pcibus_dev_print()
151 r = &d->io_regions[i]; in pcibus_dev_print()
H A Dpci_bridge.c77 static uint32_t pci_config_get_io_base(const PCIDevice *d, in pci_config_get_io_base() argument
82 val = ((uint32_t)d->config[base] & PCI_IO_RANGE_MASK) << 8; in pci_config_get_io_base()
83 if (d->config[base] & PCI_IO_RANGE_TYPE_32) { in pci_config_get_io_base()
95 static pcibus_t pci_config_get_pref_base(const PCIDevice *d, in pci_config_get_pref_base() argument
101 tmp = (pcibus_t)pci_get_word(d->config + base); in pci_config_get_pref_base()
104 val |= (pcibus_t)pci_get_long(d->config + upper) << 32; in pci_config_get_pref_base()
252 void pci_bridge_write_config(PCIDevice *d, in pci_bridge_write_config() argument
255 PCIBridge *s = PCI_BRIDGE(d); in pci_bridge_write_config()
256 uint16_t oldctl = pci_get_word(d->config + PCI_BRIDGE_CONTROL); in pci_bridge_write_config()
259 pci_default_write_config(d, address, val, len); in pci_bridge_write_config()
[all …]
/qemu/hw/sparc64/
H A Dtrace-events4 ebus_isa_irq_handler(int n, int level) "Set ISA IRQ %d level %d"
7 …iommu_mem_read(uint64_t addr, uint64_t val, int size) "addr: 0x%"PRIx64" val: 0x%"PRIx64" size: %d"
8 …ommu_mem_write(uint64_t addr, uint64_t val, int size) "addr: 0x%"PRIx64" val: 0x%"PRIx64" size: %d"
12 sparc64_cpu_ivec_raise_irq(int irq) "Raise IVEC IRQ %d"
13 sparc64_cpu_ivec_lower_irq(int irq) "Lower IVEC IRQ %d"
/qemu/util/
H A Dcpuinfo-i386.c24 unsigned max, a, b, c, d, b7 = 0, c7 = 0; in cpuinfo_init() local
29 __cpuid_count(7, 0, a, b7, c7, d); in cpuinfo_init()
35 __cpuid(1, a, b, c, d); in cpuinfo_init()
79 __cpuid(0, a, b, c, d); in cpuinfo_init()
91 __cpuid(0x80000001, a, b, c, d); in cpuinfo_init()
/qemu/include/qemu/
H A Dhost-utils.h805 : "r"(n1), "r"(n0), "r"(d)); in udiv_qrnnd()
807 r2 = n0 - (q2 * d); in udiv_qrnnd()
812 R -= d; in udiv_qrnnd()
819 d0 = (uint32_t)d; in udiv_qrnnd()
820 d1 = d >> 32; in udiv_qrnnd()
828 r1 += d; in udiv_qrnnd()
829 if (r1 >= d) { in udiv_qrnnd()
832 r1 += d; in udiv_qrnnd()
844 r0 += d; in udiv_qrnnd()
845 if (r0 >= d) { in udiv_qrnnd()
[all …]
/qemu/hw/dma/
H A Dtrace-events10 ledma_memory_read(uint64_t addr, int len) "DMA read addr 0x%"PRIx64 " len %d"
11 ledma_memory_write(uint64_t addr, int len) "DMA write addr 0x%"PRIx64 " len %d"
14 espdma_memory_read(uint32_t addr, int len) "DMA read addr 0x%08x len %d"
15 espdma_memory_write(uint32_t addr, int len) "DMA write addr 0x%08x len %d"
22 …int nchan, int dma_pos, int dma_len) "unregistered DMA channel used nchan=%d dma_pos=%d dma_len=%d"
45 pl330_iomem_write_clr(int i) "event interrupt lowered %d"
/qemu/authz/
H A Dtrace-events4 …is_allowed(void *authz, const char *identity, bool allowed) "AuthZ %p check identity=%s allowed=%d"
10 …t char *rule, int format, int policy) "AuthZ list %p check rule=%s identity=%s format=%d policy=%d"
11 …policy(void *authz, const char *identity, int policy) "AuthZ list %p default identity=%s policy=%d"
15 …refresh(void *authz, const char *filename, int success) "AuthZ file %p load filename=%s success=%d"
/qemu/hw/sd/
H A Dtrace-events17 sdbus_command(const char *bus_name, uint8_t cmd, uint32_t arg) "@%s CMD%02d arg 0x%08x"
32 sdhci_adma_loop(uint64_t addr, uint16_t length, uint8_t attr) "addr=0x%08" PRIx64 ", len=%d, attr=0…
40 …ar *cmd_desc, uint8_t cmd, uint32_t arg, const char *state) "%s %20s/ CMD%02d arg 0x%08x (state %s…
41 … *acmd_desc, uint8_t acmd, uint32_t arg, const char *state) "%s %23s/ACMD%02d arg 0x%08x (state %s…
42 sdcard_response(const char *rspdesc, int rsplen) "%s (sz:%d)"
54 …onst char *proto, const char *cmd_desc, uint8_t cmd, uint8_t value) "%s %20s/ CMD%02d value 0x%02x"
55 …st char *proto, const char *cmd_desc, uint8_t cmd, uint32_t length) "%s %20s/ CMD%02d len %" PRIu32
59 pxa2xx_mmci_read(uint8_t size, uint32_t addr, uint32_t value) "size %d addr 0x%02x value 0x%08x"
60 pxa2xx_mmci_write(uint8_t size, uint32_t addr, uint32_t value) "size %d addr 0x%02x value 0x%08x"
63 pl181_command_send(uint8_t cmd, uint32_t arg) "sending CMD%02d arg 0x%08" PRIx32

1...<<11121314151617181920>>...36