Home
last modified time | relevance | path

Searched refs:W_MINTR (Results 1 – 9 of 9) sorted by relevance

/dports/emulators/qemu/qemu-6.2.0/hw/char/
H A Descc.c121 #define W_MINTR 9 macro
300 s->wregs[W_MINTR] &= ~MINTR_SOFTIACK; in escc_soft_reset_chn()
330 s->wregs[W_MINTR] &= MINTR_VIS | MINTR_NV; in escc_hard_reset_chn()
331 s->wregs[W_MINTR] |= MINTR_RST_B | MINTR_RST_A; in escc_hard_reset_chn()
382 if (s->wregs[W_MINTR] & MINTR_STATUSHI) { in set_rxint()
389 if (s->wregs[W_MINTR] & MINTR_STATUSHI) { in set_rxint()
427 if (s->wregs[W_MINTR] & MINTR_STATUSHI) { in clr_rxint()
434 if (s->wregs[W_MINTR] & MINTR_STATUSHI) { in clr_rxint()
452 if (s->wregs[W_MINTR] & MINTR_STATUSHI) { in clr_txint()
460 if (s->wregs[W_MINTR] & MINTR_STATUSHI) { in clr_txint()
[all …]
/dports/emulators/qemu-devel/qemu-de8ed1055c2ce18c95f597eb10df360dcb534f99/hw/char/
H A Descc.c121 #define W_MINTR 9 macro
300 s->wregs[W_MINTR] &= ~MINTR_SOFTIACK; in escc_soft_reset_chn()
330 s->wregs[W_MINTR] &= MINTR_VIS | MINTR_NV; in escc_hard_reset_chn()
331 s->wregs[W_MINTR] |= MINTR_RST_B | MINTR_RST_A; in escc_hard_reset_chn()
371 if (s->wregs[W_MINTR] & MINTR_STATUSHI) { in set_rxint()
378 if (s->wregs[W_MINTR] & MINTR_STATUSHI) { in set_rxint()
416 if (s->wregs[W_MINTR] & MINTR_STATUSHI) { in clr_rxint()
423 if (s->wregs[W_MINTR] & MINTR_STATUSHI) { in clr_rxint()
441 if (s->wregs[W_MINTR] & MINTR_STATUSHI) { in clr_txint()
449 if (s->wregs[W_MINTR] & MINTR_STATUSHI) { in clr_txint()
[all …]
/dports/emulators/qemu42/qemu-4.2.1/hw/char/
H A Descc.c116 #define W_MINTR 9 macro
272 s->wregs[W_MINTR] = MINTR_RST_ALL; in escc_reset_chn()
307 if (s->wregs[W_MINTR] & MINTR_STATUSHI) in set_rxint()
313 if (s->wregs[W_MINTR] & MINTR_STATUSHI) in set_rxint()
330 if (s->wregs[W_MINTR] & MINTR_STATUSHI) in set_txint()
349 if (s->wregs[W_MINTR] & MINTR_STATUSHI) in clr_rxint()
355 if (s->wregs[W_MINTR] & MINTR_STATUSHI) in clr_rxint()
371 if (s->wregs[W_MINTR] & MINTR_STATUSHI) in clr_txint()
378 if (s->wregs[W_MINTR] & MINTR_STATUSHI) in clr_txint()
506 case W_MINTR: in escc_mem_write()
/dports/emulators/qemu60/qemu-6.0.0/hw/char/
H A Descc.c117 #define W_MINTR 9 macro
273 s->wregs[W_MINTR] = MINTR_RST_ALL; in escc_reset_chn()
308 if (s->wregs[W_MINTR] & MINTR_STATUSHI) in set_rxint()
314 if (s->wregs[W_MINTR] & MINTR_STATUSHI) in set_rxint()
331 if (s->wregs[W_MINTR] & MINTR_STATUSHI) in set_txint()
350 if (s->wregs[W_MINTR] & MINTR_STATUSHI) in clr_rxint()
356 if (s->wregs[W_MINTR] & MINTR_STATUSHI) in clr_rxint()
372 if (s->wregs[W_MINTR] & MINTR_STATUSHI) in clr_txint()
379 if (s->wregs[W_MINTR] & MINTR_STATUSHI) in clr_txint()
507 case W_MINTR: in escc_mem_write()
/dports/emulators/qemu-utils/qemu-4.2.1/hw/char/
H A Descc.c116 #define W_MINTR 9 macro
272 s->wregs[W_MINTR] = MINTR_RST_ALL; in escc_reset_chn()
307 if (s->wregs[W_MINTR] & MINTR_STATUSHI) in set_rxint()
313 if (s->wregs[W_MINTR] & MINTR_STATUSHI) in set_rxint()
330 if (s->wregs[W_MINTR] & MINTR_STATUSHI) in set_txint()
349 if (s->wregs[W_MINTR] & MINTR_STATUSHI) in clr_rxint()
355 if (s->wregs[W_MINTR] & MINTR_STATUSHI) in clr_rxint()
371 if (s->wregs[W_MINTR] & MINTR_STATUSHI) in clr_txint()
378 if (s->wregs[W_MINTR] & MINTR_STATUSHI) in clr_txint()
506 case W_MINTR: in escc_mem_write()
/dports/emulators/qemu-powernv/qemu-powernv-3.0.50/hw/char/
H A Descc.c106 #define W_MINTR 9 macro
252 s->wregs[W_MINTR] = MINTR_RST_ALL; in escc_reset_chn()
287 if (s->wregs[W_MINTR] & MINTR_STATUSHI) in set_rxint()
293 if (s->wregs[W_MINTR] & MINTR_STATUSHI) in set_rxint()
310 if (s->wregs[W_MINTR] & MINTR_STATUSHI) in set_txint()
329 if (s->wregs[W_MINTR] & MINTR_STATUSHI) in clr_rxint()
335 if (s->wregs[W_MINTR] & MINTR_STATUSHI) in clr_rxint()
351 if (s->wregs[W_MINTR] & MINTR_STATUSHI) in clr_txint()
358 if (s->wregs[W_MINTR] & MINTR_STATUSHI) in clr_txint()
486 case W_MINTR: in escc_mem_write()
/dports/emulators/qemu5/qemu-5.2.0/hw/char/
H A Descc.c116 #define W_MINTR 9 macro
272 s->wregs[W_MINTR] = MINTR_RST_ALL; in escc_reset_chn()
307 if (s->wregs[W_MINTR] & MINTR_STATUSHI) in set_rxint()
313 if (s->wregs[W_MINTR] & MINTR_STATUSHI) in set_rxint()
330 if (s->wregs[W_MINTR] & MINTR_STATUSHI) in set_txint()
349 if (s->wregs[W_MINTR] & MINTR_STATUSHI) in clr_rxint()
355 if (s->wregs[W_MINTR] & MINTR_STATUSHI) in clr_rxint()
371 if (s->wregs[W_MINTR] & MINTR_STATUSHI) in clr_txint()
378 if (s->wregs[W_MINTR] & MINTR_STATUSHI) in clr_txint()
506 case W_MINTR: in escc_mem_write()
/dports/emulators/qemu-guest-agent/qemu-5.0.1/hw/char/
H A Descc.c116 #define W_MINTR 9 macro
272 s->wregs[W_MINTR] = MINTR_RST_ALL; in escc_reset_chn()
307 if (s->wregs[W_MINTR] & MINTR_STATUSHI) in set_rxint()
313 if (s->wregs[W_MINTR] & MINTR_STATUSHI) in set_rxint()
330 if (s->wregs[W_MINTR] & MINTR_STATUSHI) in set_txint()
349 if (s->wregs[W_MINTR] & MINTR_STATUSHI) in clr_rxint()
355 if (s->wregs[W_MINTR] & MINTR_STATUSHI) in clr_rxint()
371 if (s->wregs[W_MINTR] & MINTR_STATUSHI) in clr_txint()
378 if (s->wregs[W_MINTR] & MINTR_STATUSHI) in clr_txint()
506 case W_MINTR: in escc_mem_write()
/dports/emulators/qemu-cheri/qemu-0a323821042c36e21ea80e58b9545dfc3b0cb8ef/hw/char/
H A Descc.c116 #define W_MINTR 9 macro
272 s->wregs[W_MINTR] = MINTR_RST_ALL; in escc_reset_chn()
307 if (s->wregs[W_MINTR] & MINTR_STATUSHI) in set_rxint()
313 if (s->wregs[W_MINTR] & MINTR_STATUSHI) in set_rxint()
330 if (s->wregs[W_MINTR] & MINTR_STATUSHI) in set_txint()
349 if (s->wregs[W_MINTR] & MINTR_STATUSHI) in clr_rxint()
355 if (s->wregs[W_MINTR] & MINTR_STATUSHI) in clr_rxint()
371 if (s->wregs[W_MINTR] & MINTR_STATUSHI) in clr_txint()
378 if (s->wregs[W_MINTR] & MINTR_STATUSHI) in clr_txint()
506 case W_MINTR: in escc_mem_write()