Home
last modified time | relevance | path

Searched refs:sve (Results 1 – 23 of 23) sorted by relevance

/openbsd/gnu/llvm/clang/include/clang/Basic/
H A DBuiltinsAArch64NeonSVEBridge.def2 TARGET_BUILTIN(__builtin_sve_svget_neonq_s8, "V16Scq16Sc", "n", "sve")
3 TARGET_BUILTIN(__builtin_sve_svget_neonq_s16, "V8sq8s", "n", "sve")
4 TARGET_BUILTIN(__builtin_sve_svget_neonq_s32, "V4iq4i", "n", "sve")
5 TARGET_BUILTIN(__builtin_sve_svget_neonq_s64, "V2Wiq2Wi", "n", "sve")
6 TARGET_BUILTIN(__builtin_sve_svget_neonq_u8, "V16Ucq16Uc", "n", "sve")
7 TARGET_BUILTIN(__builtin_sve_svget_neonq_u16, "V16Usq16Us", "n", "sve")
8 TARGET_BUILTIN(__builtin_sve_svget_neonq_u32, "V4Uiq4Ui", "n", "sve")
9 TARGET_BUILTIN(__builtin_sve_svget_neonq_u64, "V2UWiq2UWi", "n", "sve")
10 TARGET_BUILTIN(__builtin_sve_svget_neonq_f16, "V8hq8h", "n", "sve")
11 TARGET_BUILTIN(__builtin_sve_svget_neonq_f32, "V4fq4f", "n", "sve")
[all …]
H A DCMakeLists.txt63 clang_tablegen(arm_sve_builtins.inc -gen-arm-sve-builtins
66 clang_tablegen(arm_sve_builtin_cg.inc -gen-arm-sve-builtin-codegen
69 clang_tablegen(arm_sve_typeflags.inc -gen-arm-sve-typeflags
72 clang_tablegen(arm_sve_sema_rangechecks.inc -gen-arm-sve-sema-rangechecks
H A Darm_sve.td241 string TargetGuard = "sve";
274 let TargetGuard = "sve,bf16" in {
384 let TargetGuard = "sve,bf16" in {
484 let TargetGuard = "sve,bf16" in {
495 let TargetGuard = "sve,bf16" in {
503 let TargetGuard = "sve,bf16" in {
532 let TargetGuard = "sve,bf16" in {
566 let TargetGuard = "sve,bf16" in {
662 let TargetGuard = "sve,bf16" in {
728 let TargetGuard = "sve,bf16" in {
[all …]
H A DDiagnosticSemaKinds.td3056 "SVE vector type %0 cannot be used in a target without sve">;
/openbsd/gnu/llvm/lldb/source/Plugins/Process/elf-core/
H A DRegisterContextPOSIXCore_arm64.cpp27 if (sve_data.GetByteSize() > sizeof(sve::user_sve_header)) in Create()
86 if (m_sve_data.GetByteSize() > sizeof(sve::user_sve_header)) { in ConfigureRegisterContext()
92 if ((sve_header_flags_field & sve::ptrace_regs_mask) == in ConfigureRegisterContext()
93 sve::ptrace_regs_fpsimd) in ConfigureRegisterContext()
96 sve::ptrace_regs_sve) in ConfigureRegisterContext()
99 if (!sve::vl_valid(m_sve_vector_length)) { in ConfigureRegisterContext()
108 sve::vq_from_vl(m_sve_vector_length)); in ConfigureRegisterContext()
164 offset = sve::PTraceFPSROffset(sve::vq_from_vl(m_sve_vector_length)); in ReadRegister()
166 offset = sve::ptrace_fpsimd_offset + (32 * 16); in ReadRegister()
170 offset = sve::PTraceFPCROffset(sve::vq_from_vl(m_sve_vector_length)); in ReadRegister()
[all …]
/openbsd/gnu/llvm/lldb/source/Plugins/Process/Linux/
H A DNativeRegisterContextLinux_arm64.cpp215 offset = sve::PTraceFPSROffset(sve::vq_from_vl(m_sve_header.vl)); in ReadRegister()
217 offset = sve::ptrace_fpsimd_offset + (32 * 16); in ReadRegister()
221 offset = sve::PTraceFPCROffset(sve::vq_from_vl(m_sve_header.vl)); in ReadRegister()
349 offset = sve::PTraceFPSROffset(sve::vq_from_vl(m_sve_header.vl)); in WriteRegister()
351 offset = sve::ptrace_fpsimd_offset + (32 * 16); in WriteRegister()
355 offset = sve::PTraceFPCROffset(sve::vq_from_vl(m_sve_header.vl)); in WriteRegister()
928 sve::ptrace_regs_fpsimd) in ConfigureRegisterContext()
931 sve::ptrace_regs_sve) in ConfigureRegisterContext()
938 vq = sve::vq_from_vl(m_sve_header.vl); in ConfigureRegisterContext()
941 m_sve_ptrace_payload.resize(sve::PTraceSize(vq, sve::ptrace_regs_sve)); in ConfigureRegisterContext()
[all …]
H A DNativeRegisterContextLinux_arm64.h96 struct sve::user_sve_header m_sve_header;
/openbsd/gnu/llvm/llvm/utils/gn/secondary/clang/include/clang/Basic/
H A DBUILD.gn111 args = [ "-gen-arm-sve-builtins" ]
116 args = [ "-gen-arm-sve-builtin-codegen" ]
121 args = [ "-gen-arm-sve-typeflags" ]
126 args = [ "-gen-arm-sve-sema-rangechecks" ]
/openbsd/gnu/usr.bin/clang/include/clang/Basic/
H A DMakefile110 ${TBLGEN} -I${CLANG_INC}/clang/Basic -gen-arm-sve-builtins \
114 ${TBLGEN} -I${CLANG_INC}/clang/Basic -gen-arm-sve-builtin-codegen \
118 ${TBLGEN} -I${CLANG_INC}/clang/Basic -gen-arm-sve-typeflags \
122 ${TBLGEN} -I${CLANG_INC}/clang/Basic -gen-arm-sve-sema-rangechecks \
/openbsd/gnu/usr.bin/perl/cpan/Encode/Unicode/
H A DUnicode.xs134 SV *sve = attr("endian"); variable
135 U8 endian = *((U8 *)SvPV_nolen(sve));
380 SV *sve = attr("endian"); variable
381 U8 endian = *((U8 *)SvPV_nolen(sve));
/openbsd/gnu/llvm/clang/lib/Headers/
H A Dmodule.modulemap31 explicit module sve {
32 requires sve
H A DCMakeLists.txt330 clang_generate_header(-gen-arm-sve-header arm_sve.td arm_sve.h)
/openbsd/gnu/llvm/lldb/scripts/lldb-test-qemu/
H A Drun-qemu.sh51 --sve) SVE=1;;
/openbsd/gnu/llvm/lldb/docs/use/
H A Dqemu-testing.rst94 * --sve option will enable AArch64 SVE mode.
97 (can be used on its own or in addition to --sve)
/openbsd/gnu/llvm/llvm/docs/CommandGuide/
H A Dtblgen.rst279 .. option:: -gen-arm-sve-header
283 .. option:: -gen-arm-sve-builtins
287 .. option:: -gen-arm-sve-builtin-codegen
291 .. option:: -gen-arm-sve-typeflags
295 .. option:: -gen-arm-sve-sema-rangechecks
/openbsd/gnu/llvm/lldb/source/Plugins/Process/Utility/
H A DLinuxPTraceDefines_arm64sve.h15 namespace sve {
H A DRegisterInfos_arm64_sve.h301 #define SVE_REG_KIND(reg) MISC_KIND(reg, sve, LLDB_INVALID_REGNUM)
302 #define MISC_VG_KIND(lldb_kind) MISC_KIND(vg, sve, LLDB_INVALID_REGNUM)
/openbsd/gnu/usr.bin/clang/include/clang/intrin/
H A DMakefile168 ${TBLGEN} -gen-arm-sve-header -I${CLANG_INC}/clang/Basic \
/openbsd/gnu/llvm/llvm/utils/gn/secondary/clang/lib/Headers/
H A DBUILD.gn20 args = [ "-gen-arm-sve-header" ]
/openbsd/gnu/llvm/llvm/lib/Target/AMDGPU/
H A DFLATInstructions.td62 bits<1> sve = 0;
131 let Inst{13} = !if(ps.has_sve, ps.sve, lds);
332 let sve = EnableVaddr;
361 let sve = EnableVaddr;
425 let sve = EnableVaddr;
1675 let Inst{13} = ps.sve;
2171 let Inst{55} = ps.sve;
/openbsd/gnu/usr.bin/texinfo/po/
H A Dhr.po213 msgstr "Propu�i kroz sve poznate indekse u potrazi za nizom i slo�i meni"
323 "Ako nije prisutan, info spaja (merge) sve `dir' datoteke i prikazuje\n"
1278 msgstr "Obri�i sve ostale prozore"
/openbsd/gnu/llvm/llvm/lib/Target/AArch64/
H A DAArch64.td127 def FeatureSVE : SubtargetFeature<"sve", "HasSVE", "true",
H A DAArch64InstrInfo.td138 AssemblerPredicateWithAll<(all_of FeatureSVE), "sve">;
171 "sve or sme">;