History log of /dragonfly/sys/dev/acpica/acpi_cpu_cstate.h (Results 1 – 3 of 3)
Revision (<<< Hide revision tags) (Show revision tags >>>) Date Author Comments
Revision tags: v6.2.1, v6.2.0, v6.3.0, v6.0.1, v6.0.0, v6.0.0rc1, v6.1.0, v5.8.3, v5.8.2, v5.8.1, v5.8.0, v5.9.0, v5.8.0rc1, v5.6.3, v5.6.2, v5.6.1, v5.6.0, v5.6.0rc1, v5.7.0, v5.4.3, v5.4.2, v5.4.1, v5.4.0, v5.5.0, v5.4.0rc1, v5.2.2, v5.2.1, v5.2.0, v5.3.0, v5.2.0rc, v5.0.2, v5.0.1, v5.0.0, v5.0.0rc2, v5.1.0, v5.0.0rc1, v4.8.1, v4.8.0, v4.6.2, v4.9.0, v4.8.0rc, v4.6.1, v4.6.0, v4.6.0rc2, v4.6.0rc, v4.7.0, v4.4.3, v4.4.2, v4.4.1, v4.4.0, v4.5.0, v4.4.0rc, v4.2.4, v4.3.1, v4.2.3, v4.2.1, v4.2.0
# 90a26aa2 19-Jun-2015 Sepherosa Ziehau <sephe@dragonflybsd.org>

acpi/cstate: Allow forcing busmastering status and arbitration for C3


Revision tags: v4.0.6, v4.3.0, v4.2.0rc, v4.0.5, v4.0.4, v4.0.3, v4.0.2, v4.0.1, v4.0.0, v4.0.0rc3, v4.0.0rc2, v4.0.0rc, v4.1.0, v3.8.2, v3.8.1, v3.6.3, v3.8.0, v3.8.0rc2, v3.9.0, v3.8.0rc, v3.6.2, v3.6.1
# 5764e125 30-Jan-2014 Sepherosa Ziehau <sephe@dragonflybsd.org>

acpi/cstate/x86_64: Implement native C-state support for Intel CPUs

The native C-state on Intel CPUs is entered using monitor/mwait w/ the
help from mwait hint (eax) and extension (ecx, break upon i

acpi/cstate/x86_64: Implement native C-state support for Intel CPUs

The native C-state on Intel CPUs is entered using monitor/mwait w/ the
help from mwait hint (eax) and extension (ecx, break upon interrupt).

We still need to keep an eye on native C1 state. Currently C1 state
only uses "sti;halt".

show more ...


# 9925408f 30-Jan-2014 Sepherosa Ziehau <sephe@dragonflybsd.org>

acpi/cstate: Rework preamble operation for entering C-state

- Save preamble operation in C-state struct, instead of choosing
preamble operation at run time
- Add machine depend C-state setup code

acpi/cstate: Rework preamble operation for entering C-state

- Save preamble operation in C-state struct, instead of choosing
preamble operation at run time
- Add machine depend C-state setup code to optimize out certain
preamble operation for various CPU vendors
- Fix up generic preamble operation setup according to ACPI spec

show more ...