Home
last modified time | relevance | path

Searched defs:CPOL (Results 1 – 25 of 307) sorted by relevance

12345678910>>...13

/dports/devel/gdb761/gdb-7.6.1/sim/bfin/
H A Ddv-bfin_spi.h37 #define CPOL (1 << 11) macro
/dports/devel/avr-gdb/gdb-7.3.1/sim/bfin/
H A Ddv-bfin_spi.h40 #define CPOL (1 << 11) macro
/dports/lang/sdcc/sdcc-4.0.0/device/include/mcs51/
H A Dp89v51rd2.h141 #define CPOL 0x08 //1=SCK is high when idle (active low), 0=SCK is low when idle (active high). macro
H A Dat89c51ed2.h203 #define CPOL 0x08 //1=SCK is high when idle (active low), 0=SCK is low when idle (active high). macro
/dports/comms/uhd/uhd-90ce6062b6b5df2eddeee723777be85108e4e7c7/mpm/lib/mykonos/adi/
H A Dcommon.h71 uint8_t CPOL; ///< clock polarity 0 = clock starts low, 1 = clock starts high member
/dports/security/py-pyvex/binaries-9.0.5405/tests_src/i2c_master_read-nucleol152re/mbed/TARGET_NUCLEO_L152RE/TARGET_STM/TARGET_STM32L1/device/
H A Dstm32l1xx_hal_i2s.h87 uint32_t CPOL; /*!< Specifies the idle state of the I2S clock. member
259 #define IS_I2S_CPOL(CPOL) (((CPOL) == I2S_CPOL_LOW) || \ argument
/dports/devel/py-cle/binaries-9.0.5405/tests_src/i2c_master_read-nucleol152re/mbed/TARGET_NUCLEO_L152RE/TARGET_STM/TARGET_STM32L1/device/
H A Dstm32l1xx_hal_i2s.h87 uint32_t CPOL; /*!< Specifies the idle state of the I2S clock. member
259 #define IS_I2S_CPOL(CPOL) (((CPOL) == I2S_CPOL_LOW) || \ argument
/dports/security/py-ailment/binaries-9.0.5405/tests_src/i2c_master_read-nucleol152re/mbed/TARGET_NUCLEO_L152RE/TARGET_STM/TARGET_STM32L1/device/
H A Dstm32l1xx_hal_i2s.h87 uint32_t CPOL; /*!< Specifies the idle state of the I2S clock. member
259 #define IS_I2S_CPOL(CPOL) (((CPOL) == I2S_CPOL_LOW) || \ argument
/dports/security/py-angr/binaries-9.0.5405/tests_src/i2c_master_read-nucleol152re/mbed/TARGET_NUCLEO_L152RE/TARGET_STM/TARGET_STM32L1/device/
H A Dstm32l1xx_hal_i2s.h87 uint32_t CPOL; /*!< Specifies the idle state of the I2S clock. member
259 #define IS_I2S_CPOL(CPOL) (((CPOL) == I2S_CPOL_LOW) || \ argument
/dports/emulators/qemu-utils/qemu-4.2.1/roms/u-boot-sam460ex/arch/blackfin/include/asm/mach-common/bits/
H A Dspi.h21 #define CPOL 0x0800 /* Clock Polarity */ macro
/dports/emulators/qemu5/qemu-5.2.0/roms/u-boot-sam460ex/arch/blackfin/include/asm/mach-common/bits/
H A Dspi.h21 #define CPOL 0x0800 /* Clock Polarity */ macro
/dports/emulators/qemu-guest-agent/qemu-5.0.1/roms/u-boot-sam460ex/arch/blackfin/include/asm/mach-common/bits/
H A Dspi.h21 #define CPOL 0x0800 /* Clock Polarity */ macro
/dports/emulators/qemu-powernv/qemu-powernv-3.0.50/roms/u-boot-sam460ex/arch/blackfin/include/asm/mach-common/bits/
H A Dspi.h21 #define CPOL 0x0800 /* Clock Polarity */ macro
/dports/emulators/qemu42/qemu-4.2.1/roms/u-boot-sam460ex/arch/blackfin/include/asm/mach-common/bits/
H A Dspi.h21 #define CPOL 0x0800 /* Clock Polarity */ macro
/dports/emulators/qemu/qemu-6.2.0/roms/u-boot-sam460ex/arch/blackfin/include/asm/mach-common/bits/
H A Dspi.h21 #define CPOL 0x0800 /* Clock Polarity */ macro
/dports/sysutils/u-boot-utilite/u-boot-2015.07/arch/blackfin/include/asm/mach-common/bits/
H A Dspi.h21 #define CPOL 0x0800 /* Clock Polarity */ macro
/dports/emulators/qemu60/qemu-6.0.0/roms/u-boot-sam460ex/arch/blackfin/include/asm/mach-common/bits/
H A Dspi.h21 #define CPOL 0x0800 /* Clock Polarity */ macro
/dports/audio/lenticular-lv2/lenticular_lv2-0.5.0-14-g14d8075/parasites/stmlib/third_party/STM/STM32F10x_StdPeriph_Driver/inc/
H A Dstm32f10x_spi.h169 #define IS_SPI_CPOL(CPOL) (((CPOL) == SPI_CPOL_Low) || \ argument
329 #define IS_I2S_CPOL(CPOL) (((CPOL) == I2S_CPOL_Low) || \ argument
/dports/audio/lenticular-lv2/lenticular_lv2-0.5.0-14-g14d8075/eurorack/stmlib/third_party/STM/STM32F10x_StdPeriph_Driver/inc/
H A Dstm32f10x_spi.h169 #define IS_SPI_CPOL(CPOL) (((CPOL) == SPI_CPOL_Low) || \ argument
329 #define IS_I2S_CPOL(CPOL) (((CPOL) == I2S_CPOL_Low) || \ argument
/dports/audio/lenticular-lv2/lenticular_lv2-0.5.0-14-g14d8075/eurorack/stmlib/third_party/STM/STM32F37x_StdPeriph_Driver/inc/
H A Dstm32f37x_spi.h203 #define IS_SPI_CPOL(CPOL) (((CPOL) == SPI_CPOL_Low) || \ argument
359 #define IS_I2S_CPOL(CPOL) (((CPOL) == I2S_CPOL_Low) || \ argument
/dports/audio/lenticular-lv2/lenticular_lv2-0.5.0-14-g14d8075/parasites/stmlib/third_party/STM/STM32F30x_StdPeriph_Driver/inc/
H A Dstm32f30x_spi.h222 #define IS_SPI_CPOL(CPOL) (((CPOL) == SPI_CPOL_Low) || \ argument
378 #define IS_I2S_CPOL(CPOL) (((CPOL) == I2S_CPOL_Low) || \ argument
/dports/audio/lenticular-lv2/lenticular_lv2-0.5.0-14-g14d8075/parasites/stmlib/third_party/STM/STM32F4xx_StdPeriph_Driver/inc/
H A Dstm32f4xx_spi.h193 #define IS_SPI_CPOL(CPOL) (((CPOL) == SPI_CPOL_Low) || \ argument
350 #define IS_I2S_CPOL(CPOL) (((CPOL) == I2S_CPOL_Low) || \ argument
/dports/audio/lenticular-lv2/lenticular_lv2-0.5.0-14-g14d8075/parasites/stmlib/third_party/STM/STM32F37x_StdPeriph_Driver/inc/
H A Dstm32f37x_spi.h203 #define IS_SPI_CPOL(CPOL) (((CPOL) == SPI_CPOL_Low) || \ argument
359 #define IS_I2S_CPOL(CPOL) (((CPOL) == I2S_CPOL_Low) || \ argument
/dports/audio/lenticular-lv2/lenticular_lv2-0.5.0-14-g14d8075/eurorack/stmlib/third_party/STM/STM32F0xx_StdPeriph_Driver/inc/
H A Dstm32f0xx_spi.h205 #define IS_SPI_CPOL(CPOL) (((CPOL) == SPI_CPOL_Low) || \ argument
361 #define IS_I2S_CPOL(CPOL) (((CPOL) == I2S_CPOL_Low) || \ argument
/dports/audio/lenticular-lv2/lenticular_lv2-0.5.0-14-g14d8075/eurorack/stmlib/third_party/STM/STM32F4xx_StdPeriph_Driver/inc/
H A Dstm32f4xx_spi.h193 #define IS_SPI_CPOL(CPOL) (((CPOL) == SPI_CPOL_Low) || \ argument
350 #define IS_I2S_CPOL(CPOL) (((CPOL) == I2S_CPOL_Low) || \ argument

12345678910>>...13