Home
last modified time | relevance | path

Searched defs:ISA_MIPS2 (Results 1 – 25 of 60) sorted by relevance

123

/dports/emulators/qemu-devel/qemu-de8ed1055c2ce18c95f597eb10df360dcb534f99/target/mips/
H A Dmips-defs.h15 #define ISA_MIPS2 0x0000000000000002ULL macro
/dports/emulators/qemu/qemu-6.2.0/target/mips/
H A Dmips-defs.h15 #define ISA_MIPS2 0x0000000000000002ULL macro
/dports/emulators/qemu60/qemu-6.0.0/target/mips/
H A Dmips-defs.h15 #define ISA_MIPS2 0x0000000000000002ULL macro
/dports/emulators/unicorn/unicorn-1.0.2/qemu/target-mips/
H A Dmips-defs.h24 #define ISA_MIPS2 0x00000002 macro
/dports/emulators/qemu-utils/qemu-4.2.1/target/mips/
H A Dmips-defs.h21 #define ISA_MIPS2 0x0000000000000002ULL macro
/dports/emulators/py-unicorn/unicorn-1.0.2/qemu/target-mips/
H A Dmips-defs.h24 #define ISA_MIPS2 0x00000002 macro
/dports/emulators/qemu-guest-agent/qemu-5.0.1/target/mips/
H A Dmips-defs.h21 #define ISA_MIPS2 0x0000000000000002ULL macro
/dports/emulators/qemu42/qemu-4.2.1/target/mips/
H A Dmips-defs.h21 #define ISA_MIPS2 0x0000000000000002ULL macro
/dports/emulators/qemu-cheri/qemu-0a323821042c36e21ea80e58b9545dfc3b0cb8ef/target/mips/
H A Dmips-defs.h21 #define ISA_MIPS2 0x0000000000000002ULL macro
/dports/emulators/qemu5/qemu-5.2.0/target/mips/
H A Dmips-defs.h21 #define ISA_MIPS2 0x0000000000000002ULL macro
/dports/emulators/qemu-powernv/qemu-powernv-3.0.50/target/mips/
H A Dmips-defs.h28 #define ISA_MIPS2 0x00000002 macro
/dports/www/firefox-legacy/firefox-52.8.0esr/media/ffvpx/libavutil/x86/
H A Dx86util.asm618 psraw %2, 6
619 paddsw %2, %3
/dports/emulators/vmips/vmips-1.5.1/libopcodes_mips/opcode/
H A Dmips.h370 #define ISA_MIPS2 (ISA_MIPS1 | INSN_ISA2) macro
/dports/devel/tigcc/tigcc-0.96.b8_10/gnu/binutils-2.16.1/include/opcode/
H A Dmips.h450 #define ISA_MIPS2 (ISA_MIPS1 | INSN_ISA2) macro
/dports/devel/zpu-binutils/zpu-toolchain-1.0/toolchain/binutils/include/opcode/
H A Dmips.h441 #define ISA_MIPS2 (ISA_MIPS1 | INSN_ISA2) macro
/dports/devel/djgpp-binutils/binutils-2.17/include/opcode/
H A Dmips.h510 #define ISA_MIPS2 (ISA_MIPS1 | INSN_ISA2) macro
/dports/devel/avr-gdb/gdb-7.3.1/include/opcode/
H A Dmips.h636 #define ISA_MIPS2 INSN_ISA2 macro
/dports/devel/radare2/radare2-5.1.1/libr/asm/arch/include/opcode/
H A Dmips.h568 #define ISA_MIPS2 INSN_ISA2 macro
/dports/lang/gcc48/gcc-4.8.5/gcc/config/mips/
H A Dmips.h196 #define ISA_MIPS2 (mips_isa == 2) macro
/dports/devel/mingw32-gcc/gcc-4.8.1/gcc/config/mips/
H A Dmips.h196 #define ISA_MIPS2 (mips_isa == 2) macro
/dports/devel/arm-none-eabi-gcc492/gcc-4.9.2/gcc/config/mips/
H A Dmips.h206 #define ISA_MIPS2 (mips_isa == 2) macro
/dports/devel/tigcc/tigcc-0.96.b8_10/gnu/gcc-4.1-20060728/gcc/config/mips/
H A Dmips.h179 #define ISA_MIPS2 (mips_isa == 2) macro
/dports/emulators/x49gp/x49gp/x49gp-code/qemu/qemu-git/
H A Dmips-dis.c572 #define ISA_MIPS2 (ISA_MIPS1 | INSN_ISA2) macro
/dports/emulators/qemu/qemu-6.2.0/disas/
H A Dmips.c618 #define ISA_MIPS2 (ISA_MIPS1 | INSN_ISA2) macro
/dports/emulators/qemu42/qemu-4.2.1/disas/
H A Dmips.c618 #define ISA_MIPS2 (ISA_MIPS1 | INSN_ISA2) macro

123