| /openbsd/gnu/llvm/llvm/lib/Target/SystemZ/ |
| H A D | SystemZMachineFunctionInfo.h | 53 void setSpillGPRRegs(Register Low, Register High, unsigned Offs) { in setSpillGPRRegs()
63 void setRestoreGPRRegs(Register Low, Register High, unsigned Offs) { in setRestoreGPRRegs()
|
| /openbsd/gnu/llvm/llvm/lib/Target/Hexagon/ |
| H A D | HexagonAsmPrinter.cpp | 466 unsigned Low = RI->getSubReg(MO1.getReg(), Hexagon::isub_lo); in HexagonProcessInstruction() local
543 unsigned Low = RI->getSubReg(MO.getReg(), Hexagon::isub_lo); in HexagonProcessInstruction() local
555 unsigned Low = RI->getSubReg(MO.getReg(), Hexagon::isub_lo); in HexagonProcessInstruction() local
569 unsigned Low = RI->getSubReg(MO.getReg(), Hexagon::isub_lo); in HexagonProcessInstruction() local
|
| H A D | HexagonBitSimplify.cpp | 1785 bool Low; // Low/High halfword. member
1840 bool Low = false; in matchHalf() local
|
| /openbsd/gnu/llvm/llvm/lib/Transforms/Utils/ |
| H A D | LowerSwitch.cpp | 55 APInt Low, High; member
74 ConstantInt *Low; member
422 const APInt &Low = Cases.front().Low->getValue(); in ProcessSwitchInst() local
444 const APInt &Low = I.Low->getValue(); in ProcessSwitchInst() local
|
| /openbsd/gnu/llvm/llvm/include/llvm/Support/ |
| H A D | Threading.h | 250 Low = 1, enumerator
|
| H A D | MathExtras.h | 206 constexpr inline uint64_t Make_64(uint32_t High, uint32_t Low) { in Make_64()
|
| /openbsd/gnu/llvm/llvm/lib/Target/NVPTX/ |
| H A D | NVVMIntrRange.cpp | 61 static bool addRangeMetadata(uint64_t Low, uint64_t High, CallInst *C) { in addRangeMetadata()
|
| /openbsd/gnu/llvm/llvm/lib/CodeGen/ |
| H A D | SwitchLoweringUtils.cpp | 209 const APInt &Low = Clusters[I].Low->getValue(); in buildJumpTable() local
381 APInt Low = Clusters[First].Low->getValue(); in buildBitTests() local
|
| /openbsd/gnu/llvm/llvm/utils/UnicodeData/ |
| H A D | UnicodeNameMappingGenerator.cpp | 219 uint8_t Low = PosInDict; in dumpIndex() local
|
| /openbsd/gnu/llvm/llvm/lib/Target/XCore/ |
| H A D | XCoreISelLowering.cpp | 390 SDValue Low = DAG.getLoad(PtrVT, DL, Chain, LowAddr, MachinePointerInfo()); in lowerLoadWordFromAlignedBasePlusOffset() local
443 SDValue Low = DAG.getExtLoad(ISD::ZEXTLOAD, DL, MVT::i32, Chain, BasePtr, in LowerLOAD() local
498 SDValue Low = Value; in LowerSTORE() local
|
| /openbsd/gnu/llvm/llvm/include/llvm/CodeGen/ |
| H A D | SwitchLoweringUtils.h | 44 const ConstantInt *Low, *High; member
|
| H A D | TargetLowering.h | 1236 bool rangeFitsInWord(const APInt &Low, const APInt &High, in rangeFitsInWord()
1260 const APInt &Low, const APInt &High, in isSuitableForBitTests()
|
| /openbsd/gnu/llvm/llvm/tools/llvm-profgen/ |
| H A D | ProfiledBinary.h | 419 auto Low = llvm::lower_bound(CodeAddressVec, Address); in getIndexForAddr() local
|
| /openbsd/gnu/llvm/llvm/lib/ExecutionEngine/JITLink/ |
| H A D | ELF_riscv.cpp | 162 static uint32_t extractBits(uint32_t Num, unsigned Low, unsigned Size) { in extractBits()
|
| /openbsd/gnu/llvm/llvm/lib/DWARFLinker/ |
| H A D | DWARFStreamer.cpp | 452 uint64_t Low = Data.getUnsigned(&Offset, AddressSize); in emitLocationsForUnit() local
|
| /openbsd/gnu/llvm/llvm/include/llvm/Analysis/ |
| H A D | LoopAccessAnalysis.h | 356 const SCEV *Low; member
|
| /openbsd/gnu/llvm/llvm/lib/IR/ |
| H A D | Metadata.cpp | 1084 ConstantInt *Low, ConstantInt *High) { in tryMergeRange()
1103 ConstantInt *Low, ConstantInt *High) { in addRange()
|
| H A D | IntrinsicInst.cpp | 243 const char *const *Low = NameTable.begin(); in lookupLLVMIntrinsicByName() local
|
| H A D | ConstantRange.cpp | 1808 auto *Low = mdconst::extract<ConstantInt>(Ranges.getOperand(2 * i + 0)); in getConstantRangeFromMetadata() local
|
| /openbsd/gnu/llvm/clang/lib/Basic/ |
| H A D | Diagnostic.cpp | 679 unsigned Low = PluralNumber(Start, End); in TestPluralRange() local
|
| /openbsd/gnu/llvm/llvm/lib/Support/ |
| H A D | Z3Solver.cpp | 603 SMTExprRef mkBVExtract(unsigned High, unsigned Low, in mkBVExtract()
|
| /openbsd/gnu/llvm/llvm/lib/Target/WebAssembly/ |
| H A D | WebAssemblyLowerEmscriptenEHSjLj.cpp | 1174 Value *Low = IRB.CreateExtractValue(Input, 0, "low"); in runEHOnFunction() local
|
| /openbsd/gnu/llvm/llvm/lib/Target/AMDGPU/ |
| H A D | SIRegisterInfo.cpp | 614 Register Low = getSubReg(Reg, AMDGPU::lo16); in getReservedRegs() local
|
| /openbsd/gnu/llvm/clang/lib/CodeGen/ |
| H A D | CGExpr.cpp | 645 static llvm::Value *emitHash16Bytes(CGBuilderTy &Builder, llvm::Value *Low, in emitHash16Bytes()
832 llvm::Value *Low = llvm::ConstantInt::get(Int64Ty, TypeHash); in EmitTypeCheck() local
|
| /openbsd/gnu/llvm/llvm/lib/Target/X86/ |
| H A D | X86ISelLowering.cpp | 6184 static bool isInRange(int Val, int Low, int Hi) { in isInRange()
6190 static bool isAnyInRange(ArrayRef<int> Mask, int Low, int Hi) { in isAnyInRange()
6209 static bool isUndefOrInRange(int Val, int Low, int Hi) { in isUndefOrInRange()
6222 static bool isUndefOrZeroOrInRange(int Val, int Low, int Hi) { in isUndefOrZeroOrInRange()
6997 SDValue Low = DAG.getNode(X86ISD::KSHIFTL, dl, WideOpVT, Vec, in insert1BitVector() local
13977 unsigned Low = Left ? i : i + Shift; in matchShuffleAsShift() local
19458 unsigned Low = Left ? 0 : Shift; in match1BitShuffleAsKSHIFT() local
21786 SDValue Low, High; in lowerUINT_TO_FP_vXi32() local
29969 SDValue Low = DAG.getNode(ISD::TRUNCATE, dl, VT, Mul); in LowerMULO() local
30025 SDValue Low; in LowerMULO() local
[all …]
|