Home
last modified time | relevance | path

Searched defs:PCLK (Results 1 – 24 of 24) sorted by relevance

/netbsd/sys/arch/sun2/dev/
H A Dzsreg.h35 #define PCLK (9600 * 512) /* PCLK pin input clock rate */ macro
/netbsd/sys/external/gpl2/dts/dist/include/dt-bindings/clock/
H A Ds3c2410.h28 #define PCLK 6 macro
H A Ds3c2412.h30 #define PCLK 8 macro
H A Ds3c2443.h27 #define PCLK 6 macro
H A Dsamsung,s3c64xx-clock.h30 #define PCLK 9 macro
/netbsd/sys/arch/ews4800mips/sbd/
H A Dzs_sbdio.c58 #define PCLK (9600 * 512) /* 4.915200MHz */ macro
/netbsd/sys/arch/next68k/dev/
H A Dzs_kgdb.c67 #define PCLK (9600 * 384) /* PCLK pin input clock rate */ macro
H A Dzs.c96 #define PCLK (9600 * 384) /* PCLK pin input clock rate */ macro
/netbsd/sys/arch/sun3/dev/
H A Dzs_kgdb.c63 #define PCLK (9600 * 512) /* PCLK pin input clock rate */ macro
H A Dzs.c97 #define PCLK (9600 * 512) /* PCLK pin input clock rate */ macro
/netbsd/sys/arch/mac68k/dev/
H A Dzs_kgdb.c66 #define PCLK (9600 * 384) /* PCLK pin input clock rate */ macro
H A Dzs.c85 #define PCLK (9600 * 384) macro
/netbsd/sys/arch/macppc/include/
H A Dz8530var.h179 #define PCLK (9600 * 384) /* PCLK pin input clock rate */ macro
/netbsd/sys/arch/sparc/dev/
H A Dzs_kgdb.c65 #define PCLK (9600 * 512) /* PCLK pin input clock rate */ macro
H A Dzs.c89 #define PCLK (9600 * 512) /* PCLK pin input clock rate */ macro
/netbsd/sys/arch/newsmips/dev/
H A Dzs_hb.c75 #define PCLK (9600 * 512) /* PCLK pin input clock rate */ macro
/netbsd/sys/arch/cobalt/dev/
H A Dzs.c72 #define PCLK (115200 * 96) /* 11.0592MHz */ macro
/netbsd/sys/arch/x68k/dev/
H A Dzs.c87 #define PCLK (5 * 1000 * 1000) /* PCLK pin input clock rate */ macro
/netbsd/sys/arch/newsmips/apbus/
H A Dzs_ap.c127 #define PCLK (9600 * 1024) /* PCLK pin input clock rate */ macro
/netbsd/sys/arch/mipsco/obio/
H A Dzs.c85 #define PCLK 10000000 /* PCLK pin input clock rate */ macro
/netbsd/sys/arch/sgimips/dev/
H A Dzs.c81 #define PCLK 3672000 /* PCLK pin input clock rate */ macro
/netbsd/sys/dev/tc/
H A Dzs_ioasic.c112 #define PCLK (9600 * 768) /* PCLK pin input clock rate */ macro
/netbsd/sys/arch/sparc64/dev/
H A Dzs.c98 #define PCLK (9600 * 512) /* PCLK pin input clock rate */ macro
/netbsd/sys/arch/atari/dev/
H A Dzs.c116 #define PCLK (8053976) /* PCLK pin input clock rate */ macro