Home
last modified time | relevance | path

Searched defs:m_axi_arlock (Results 1 – 16 of 16) sorted by relevance

/dports/comms/uhd/uhd-90ce6062b6b5df2eddeee723777be85108e4e7c7/fpga/usrp3/lib/axi/
H A Daxi_dma_master.v59 …output [0 : 0] m_axi_arlock, // Lock type. This signal provides additional information about the… port
H A Daxi_dma_fifo.v70 …output [0 : 0] m_axi_arlock, // Lock type. This signal provides additional information about the… port
/dports/comms/uhd/uhd-90ce6062b6b5df2eddeee723777be85108e4e7c7/fpga/usrp3/lib/rfnoc/blocks/rfnoc_block_axi_ram_fifo/
H A Drfnoc_block_axi_ram_fifo.v164 …output wire [ NUM_PORTS*1-1:0] m_axi_arlock, // Lock type. This signal provides addition… port
H A Daxi_ram_fifo.v143 …output wire [ 0:0] m_axi_arlock, // Lock type. This signal provides additional infor… port
H A Drfnoc_block_axi_ram_fifo_tb.sv146 wire [ NUM_PORTS*1-1:0] m_axi_arlock; // Unused master output net
/dports/comms/uhd/uhd-90ce6062b6b5df2eddeee723777be85108e4e7c7/fpga/usrp3/lib/rfnoc/blocks/rfnoc_block_replay/
H A Drfnoc_block_replay.v120 output wire [ (NUM_PORTS*1)-1:0] m_axi_arlock, port
H A Drfnoc_block_replay_tb.sv183 wire [ NUM_PORTS*1-1:0] m_axi_arlock; // Unused master output net
/dports/comms/uhd/uhd-90ce6062b6b5df2eddeee723777be85108e4e7c7/fpga/usrp3/top/e320/
H A De320_rfnoc_image_core.v77 output wire [ 2-1:0] m_axi_arlock, port
/dports/comms/uhd/uhd-90ce6062b6b5df2eddeee723777be85108e4e7c7/fpga/usrp3/top/n3xx/
H A Dn300_bist_image_core.v77 output wire [ 4-1:0] m_axi_arlock, port
H A Dn300_rfnoc_image_core.v77 output wire [ 4-1:0] m_axi_arlock, port
H A Dn320_bist_image_core.v95 output wire [ 4-1:0] m_axi_arlock, port
H A Dn310_bist_image_core.v95 output wire [ 4-1:0] m_axi_arlock, port
H A Dn320_rfnoc_image_core.v95 output wire [ 4-1:0] m_axi_arlock, port
H A Dn310_rfnoc_image_core.v95 output wire [ 4-1:0] m_axi_arlock, port
/dports/comms/uhd/uhd-90ce6062b6b5df2eddeee723777be85108e4e7c7/fpga/usrp3/top/x300/
H A Dx310_rfnoc_image_core.v96 output wire [ 4-1:0] m_axi_arlock, port
H A Dx300_rfnoc_image_core.v96 output wire [ 4-1:0] m_axi_arlock, port