Home
last modified time | relevance | path

Searched defs:rdusedw (Results 1 – 17 of 17) sorted by relevance

/dports/comms/uhd/uhd-90ce6062b6b5df2eddeee723777be85108e4e7c7/fpga/usrp1/megacells/
H A Dfifo_4kx16_dc.v57 output [11:0] rdusedw; port
70 wire [11:0] rdusedw = sub_wire4[11:0]; net
H A Dfifo_4k_18.v60 output [11:0] rdusedw; port
73 wire [11:0] rdusedw = sub_wire4[11:0]; net
H A Dfifo_2k_bb.v52 output [10:0] rdusedw; port
H A Dfifo_4k_bb.v52 output [11:0] rdusedw; port
H A Dfifo_4kx16_dc_bb.v52 output [11:0] rdusedw; port
H A Dfifo_2k.v3033 output [10:0] rdusedw; port
3240 output [10:0] rdusedw; port
3253 wire [10:0] rdusedw = sub_wire4[10:0]; net
H A Dfifo_4k.v3185 output [11:0] rdusedw; port
3392 output [11:0] rdusedw; port
3405 wire [11:0] rdusedw = sub_wire4[11:0]; net
/dports/comms/uhd/uhd-90ce6062b6b5df2eddeee723777be85108e4e7c7/fpga/usrp1/models/
H A Dfifo_1c_2k.v19 output [10:0] rdusedw; port
34 reg [10:0] rdusedw; register
H A Dfifo_1c_4k.v19 output [7:0] rdusedw; port
34 reg [7:0] rdusedw; register
H A Dfifo_1c_1k.v19 output [9:0] rdusedw; port
34 reg [9:0] rdusedw; register
H A Dfifo_1k.v13 output [9:0] rdusedw, port
H A Dfifo_2k.v13 output [10:0] rdusedw, port
H A Dfifo_4k.v13 output [11:0] rdusedw, port
H A Dfifo_4k_18.v16 output [11:0] rdusedw, port
H A Dfifo.v21 output reg [addr_bits-1:0] rdusedw; port
/dports/comms/uhd/uhd-90ce6062b6b5df2eddeee723777be85108e4e7c7/fpga/usrp1/inband_lib/
H A Drx_buffer_inband.v62 wire [11:0] rdusedw; net
/dports/cad/verilator/verilator-4.216/test_regress/t/
H A Dt_altera_lpm.v6097 output [lpm_widthu-1:0] rdusedw; port
6537 output [lpm_widthu-1:0] rdusedw; port