| /dports/multimedia/libv4l/linux-5.13-rc2/include/uapi/linux/ |
| H A D | synclink.h | 38 #define BIT19 0x00080000 macro
|
| /dports/sysutils/syslinux/syslinux-6.03/gpxe/src/include/gpxe/efi/ |
| H A D | Base.h | 91 #define BIT19 0x00080000 macro
|
| /dports/lang/zig/zig-0.9.0/lib/libc/include/any-linux-any/linux/ |
| H A D | synclink.h | 38 #define BIT19 0x00080000 macro
|
| /dports/lang/zig-devel/zig-0.9.0/lib/libc/include/any-linux-any/linux/ |
| H A D | synclink.h | 38 #define BIT19 0x00080000 macro
|
| /dports/sysutils/edk2/edk2-platforms-89f6170d/Silicon/Intel/KabylakeSiliconPkg/Pch/Include/Register/ |
| H A D | PchRegsPsf.h | 65 #define B_PCH_PCR_PSFX_T0_SHDW_PCIEN_BAR3DIS BIT19 ///< Disable BAR3
|
| H A D | PchRegsSpi.h | 250 #define B_PCH_SPI_FLCOMP_RC_FREQ (BIT19 | BIT18 | BIT17) ///< Read Clock Frequency.
|
| /dports/sysutils/edk2/edk2-platforms-89f6170d/Silicon/Intel/SimicsIch10Pkg/Include/Register/ |
| H A D | PchRegsSpi.h | 251 #define B_PCH_SPI_FLCOMP_RC_FREQ (BIT19 | BIT18 | BIT17) ///< Read Clock Frequency.
|
| /dports/sysutils/edk2/edk2-platforms-89f6170d/Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Register/ |
| H A D | PchRegsSpi.h | 253 #define B_SPI_FLASH_FLCOMP_RC_FREQ (BIT19 | BIT18 | BIT17) ///< Read Clock Frequen…
|
| H A D | PchRegsLpc.h | 319 #define B_ESPI_PCR_SLV_CFG_REG_CTL_SID (BIT20 | BIT19) ///< Slave ID
|
| /dports/sysutils/edk2/edk2-platforms-89f6170d/Silicon/Intel/TigerlakeSiliconPkg/Include/Register/ |
| H A D | PmcRegs.h | 200 #define B_PMC_PWRM_GEN_PMCON_A_ALLOW_L1LOW_C0 BIT19
|
| /dports/multimedia/v4l-utils/linux-5.13-rc2/include/uapi/linux/ |
| H A D | synclink.h | 38 #define BIT19 0x00080000 macro
|
| /dports/sysutils/edk2/edk2-platforms-89f6170d/Silicon/Intel/QuarkSocPkg/QuarkNorthCluster/MemoryInit/Pei/ |
| H A D | meminit_utils.c | 231 msk = (byte_lane & BIT0) ? (BIT19 | BIT18 | BIT17 | BIT16) : (BIT7 | BIT6 | BIT5 | BIT4); in set_wdqs()
244 msk = (BIT21 | BIT20 | BIT19 | BIT18 | BIT17 | BIT16); in set_wdqs()
466 …msk = (BIT29 | BIT28 | BIT27 | BIT26 | BIT25 | BIT24) | (BIT21 | BIT20 | BIT19 | BIT18 | BIT17 | B… in set_wcmd()
576 …msk = (BIT21 | BIT20 | BIT19 | BIT18 | BIT17 | BIT16) | (BIT13 | BIT12 | BIT11 | BIT10 | BIT9 | BI… in set_wclk()
|
| /dports/sysutils/edk2/edk2-platforms-89f6170d/Silicon/Intel/KabylakeSiliconPkg/Include/ |
| H A D | PcieRegs.h | 166 #define B_PCIE_DCAP2_OBFFS (BIT19 | BIT18) ///< OBFF Supported
|
| /dports/sysutils/edk2/edk2-platforms-89f6170d/Silicon/Intel/CoffeelakeSiliconPkg/Include/ |
| H A D | PcieRegs.h | 167 #define B_PCIE_DCAP2_OBFFS (BIT19 | BIT18) ///< OBFF Supported
|
| /dports/sysutils/uefi-edk2-bhyve-csm/uefi-edk2-aa8d718/Vlv2DeviceRefCodePkg/ValleyView2Soc/SouthCluster/Include/PchRegs/ |
| H A D | PchRegsPcu.h | 698 #define B_PCH_PMC_GEN_PMCON_CTS BIT19 // CPU Thermal Trip Status
759 #define B_PCH_PMC_FUNC_DIS_SEC BIT19 // SEC Disable
804 #define B_PCH_PMC_GPI_ROUT_9 (BIT19 | BIT18)
|
| /dports/sysutils/edk2/edk2-platforms-89f6170d/Silicon/Intel/Vlv2DeviceRefCodePkg/ValleyView2Soc/SouthCluster/Include/PchRegs/ |
| H A D | PchRegsPcu.h | 692 #define B_PCH_PMC_GEN_PMCON_CTS BIT19 // CPU Thermal Trip Status
753 #define B_PCH_PMC_FUNC_DIS_SEC BIT19 // SEC Disable
798 #define B_PCH_PMC_GPI_ROUT_9 (BIT19 | BIT18)
|
| /dports/multimedia/libv4l/linux-5.13-rc2/drivers/staging/rtl8723bs/hal/ |
| H A D | Hal8723BReg.h | 414 #define IMR_BCNDOK6_8723B BIT19 /* Beacon Queue DMA OK Interrupt 6 */
|
| /dports/multimedia/v4l_compat/linux-5.13-rc2/drivers/scsi/ |
| H A D | dc395x.h | 57 #define BIT19 0x00080000 macro
|
| /dports/multimedia/v4l_compat/linux-5.13-rc2/drivers/staging/rtl8723bs/hal/ |
| H A D | Hal8723BReg.h | 414 #define IMR_BCNDOK6_8723B BIT19 /* Beacon Queue DMA OK Interrupt 6 */
|
| /dports/multimedia/libv4l/linux-5.13-rc2/drivers/scsi/ |
| H A D | dc395x.h | 57 #define BIT19 0x00080000 macro
|
| /dports/multimedia/v4l-utils/linux-5.13-rc2/drivers/staging/rtl8723bs/hal/ |
| H A D | Hal8723BReg.h | 414 #define IMR_BCNDOK6_8723B BIT19 /* Beacon Queue DMA OK Interrupt 6 */
|
| /dports/multimedia/v4l-utils/linux-5.13-rc2/drivers/scsi/ |
| H A D | dc395x.h | 57 #define BIT19 0x00080000 macro
|
| /dports/emulators/qemu60/qemu-6.0.0/roms/edk2/MdePkg/Library/BaseLib/Ia32/ |
| H A D | GccInlinePriv.c | 1156 if ((RegEdx & BIT19) == 0) { in AsmFlushCacheLine()
|
| /dports/emulators/qemu/qemu-6.2.0/roms/edk2/MdePkg/Library/BaseLib/Ia32/ |
| H A D | GccInlinePriv.c | 1156 if ((RegEdx & BIT19) == 0) { in AsmFlushCacheLine()
|
| /dports/emulators/qemu5/qemu-5.2.0/roms/edk2/MdePkg/Library/BaseLib/Ia32/ |
| H A D | GccInlinePriv.c | 1156 if ((RegEdx & BIT19) == 0) { in AsmFlushCacheLine()
|