/dports/devel/arm-none-eabi-newlib/newlib-2.4.0/include/opcode/ |
H A D | tic4x.h | 35 REG_R0, REG_R1, REG_R2, REG_R3, enumerator 76 {"f3", REG_R3}, 77 {"r3", REG_R3},
|
/dports/devel/gdb/gdb-11.1/include/opcode/ |
H A D | tic4x.h | 37 REG_R0, REG_R1, REG_R2, REG_R3, enumerator 78 {"f3", REG_R3}, 79 {"r3", REG_R3},
|
/dports/devel/gdb761/gdb-7.6.1/include/opcode/ |
H A D | tic4x.h | 35 REG_R0, REG_R1, REG_R2, REG_R3, enumerator 76 {"f3", REG_R3}, 77 {"r3", REG_R3},
|
/dports/devel/tigcc/tigcc-0.96.b8_10/gnu/binutils-2.16.1/include/opcode/ |
H A D | tic4x.h | 35 REG_R0, REG_R1, REG_R2, REG_R3, enumerator 76 {"f3", REG_R3}, 77 {"r3", REG_R3},
|
/dports/devel/zpu-binutils/zpu-toolchain-1.0/toolchain/binutils/include/opcode/ |
H A D | tic4x.h | 35 REG_R0, REG_R1, REG_R2, REG_R3, enumerator 76 {"f3", REG_R3}, 77 {"r3", REG_R3},
|
/dports/lang/sdcc/sdcc-4.0.0/support/sdbinutils/include/opcode/ |
H A D | tic4x.h | 35 REG_R0, REG_R1, REG_R2, REG_R3, enumerator 76 {"f3", REG_R3}, 77 {"r3", REG_R3},
|
/dports/devel/djgpp-binutils/binutils-2.17/include/opcode/ |
H A D | tic4x.h | 35 REG_R0, REG_R1, REG_R2, REG_R3, enumerator 76 {"f3", REG_R3}, 77 {"r3", REG_R3},
|
/dports/devel/binutils/binutils-2.37/include/opcode/ |
H A D | tic4x.h | 37 REG_R0, REG_R1, REG_R2, REG_R3, enumerator 78 {"f3", REG_R3}, 79 {"r3", REG_R3},
|
/dports/lang/go-devel/go-dragonfly-amd64-bootstrap/src/cmd/internal/obj/arm64/ |
H A D | obj7.go | 151 p.To.Reg = REG_R3 156 p.From.Reg = REG_R3 187 movlr.To.Reg = REG_R3 752 q.To.Reg = REG_R3 759 q.Reg = REG_R3
|
/dports/lang/go-devel/go-becaeea1199b875bc24800fa88f2f4fea119bf78/src/cmd/internal/obj/arm64/ |
H A D | a.out.go | 48 REG_R3 const 262 REG_R3: 3,
|
/dports/devel/aarch64-none-elf-gcc/gcc-8.4.0/gcc/config/bfin/ |
H A D | bfin.h | 436 { REG_R0, REG_R1, REG_R2, REG_R3, REG_R7, REG_R6, REG_R5, REG_R4, \ 643 : (REGNO) == REG_R3 ? D3REGS \
|
/dports/lang/gcc9/gcc-9.4.0/gcc/config/bfin/ |
H A D | bfin.h | 436 { REG_R0, REG_R1, REG_R2, REG_R3, REG_R7, REG_R6, REG_R5, REG_R4, \ 643 : (REGNO) == REG_R3 ? D3REGS \
|
/dports/lang/go-devel/go-becaeea1199b875bc24800fa88f2f4fea119bf78/src/cmd/internal/obj/ppc64/ |
H A D | a.out.go | 52 REG_R3 const 276 REGRET = REG_R3
|
/dports/devel/avr-gcc/gcc-10.2.0/gcc/config/bfin/ |
H A D | bfin.h | 436 { REG_R0, REG_R1, REG_R2, REG_R3, REG_R7, REG_R6, REG_R5, REG_R4, \ 643 : (REGNO) == REG_R3 ? D3REGS \
|
/dports/lang/gcc11-devel/gcc-11-20211009/gcc/config/bfin/ |
H A D | bfin.h | 436 { REG_R0, REG_R1, REG_R2, REG_R3, REG_R7, REG_R6, REG_R5, REG_R4, \ 643 : (REGNO) == REG_R3 ? D3REGS \
|
/dports/lang/gcc10-devel/gcc-10-20211008/gcc/config/bfin/ |
H A D | bfin.h | 436 { REG_R0, REG_R1, REG_R2, REG_R3, REG_R7, REG_R6, REG_R5, REG_R4, \ 643 : (REGNO) == REG_R3 ? D3REGS \
|
/dports/lang/gcc12-devel/gcc-12-20211205/gcc/config/bfin/ |
H A D | bfin.h | 436 { REG_R0, REG_R1, REG_R2, REG_R3, REG_R7, REG_R6, REG_R5, REG_R4, \ 643 : (REGNO) == REG_R3 ? D3REGS \
|
/dports/devel/riscv32-unknown-elf-gcc/gcc-8.4.0/gcc/config/bfin/ |
H A D | bfin.h | 436 { REG_R0, REG_R1, REG_R2, REG_R3, REG_R7, REG_R6, REG_R5, REG_R4, \ 643 : (REGNO) == REG_R3 ? D3REGS \
|
/dports/devel/arm-none-eabi-gcc/gcc-8.4.0/gcc/config/bfin/ |
H A D | bfin.h | 436 { REG_R0, REG_R1, REG_R2, REG_R3, REG_R7, REG_R6, REG_R5, REG_R4, \ 643 : (REGNO) == REG_R3 ? D3REGS \
|
/dports/devel/riscv64-none-elf-gcc/gcc-8.4.0/gcc/config/bfin/ |
H A D | bfin.h | 436 { REG_R0, REG_R1, REG_R2, REG_R3, REG_R7, REG_R6, REG_R5, REG_R4, \ 643 : (REGNO) == REG_R3 ? D3REGS \
|
/dports/devel/riscv64-gcc/gcc-8.3.0/gcc/config/bfin/ |
H A D | bfin.h | 436 { REG_R0, REG_R1, REG_R2, REG_R3, REG_R7, REG_R6, REG_R5, REG_R4, \ 643 : (REGNO) == REG_R3 ? D3REGS \
|
/dports/misc/cxx_atomics_pic/gcc-11.2.0/gcc/config/bfin/ |
H A D | bfin.h | 436 { REG_R0, REG_R1, REG_R2, REG_R3, REG_R7, REG_R6, REG_R5, REG_R4, \ 643 : (REGNO) == REG_R3 ? D3REGS \
|
/dports/lang/gcc10/gcc-10.3.0/gcc/config/bfin/ |
H A D | bfin.h | 436 { REG_R0, REG_R1, REG_R2, REG_R3, REG_R7, REG_R6, REG_R5, REG_R4, \ 643 : (REGNO) == REG_R3 ? D3REGS \
|
/dports/lang/gcc8/gcc-8.5.0/gcc/config/bfin/ |
H A D | bfin.h | 436 { REG_R0, REG_R1, REG_R2, REG_R3, REG_R7, REG_R6, REG_R5, REG_R4, \ 643 : (REGNO) == REG_R3 ? D3REGS \
|
/dports/lang/gcc11/gcc-11.2.0/gcc/config/bfin/ |
H A D | bfin.h | 436 { REG_R0, REG_R1, REG_R2, REG_R3, REG_R7, REG_R6, REG_R5, REG_R4, \ 643 : (REGNO) == REG_R3 ? D3REGS \
|