Home
last modified time | relevance | path

Searched refs:qmd (Results 26 – 50 of 270) sorted by relevance

1234567891011

/dports/graphics/mesa-libs/mesa-21.3.6/src/gallium/drivers/nouveau/nvc0/
H A Dqmda0c0.c30 NVA0C0QmdDump_V00_06(uint32_t *qmd) in NVA0C0QmdDump_V00_06() argument
43 NVA0C0_QMDV00_06_VAL(qmd, QMD_RESERVED_A, "0x%x"); in NVA0C0QmdDump_V00_06()
89 NVA0C0_QMDV00_06_VAL(qmd, QMD_VERSION, "0x%x"); in NVA0C0QmdDump_V00_06()
98 NVA0C0_QMDV00_06_DEF(qmd, L1_CONFIGURATION, in NVA0C0QmdDump_V00_06()
150 NVA0C0_QMDV00_06_VAL(qmd, QMD_SPARE_A, "0x%x"); in NVA0C0QmdDump_V00_06()
151 NVA0C0_QMDV00_06_VAL(qmd, QMD_SPARE_B, "0x%x"); in NVA0C0QmdDump_V00_06()
152 NVA0C0_QMDV00_06_VAL(qmd, QMD_SPARE_C, "0x%x"); in NVA0C0QmdDump_V00_06()
153 NVA0C0_QMDV00_06_VAL(qmd, QMD_SPARE_D, "0x%x"); in NVA0C0QmdDump_V00_06()
154 NVA0C0_QMDV00_06_VAL(qmd, QMD_SPARE_E, "0x%x"); in NVA0C0QmdDump_V00_06()
155 NVA0C0_QMDV00_06_VAL(qmd, QMD_SPARE_F, "0x%x"); in NVA0C0QmdDump_V00_06()
[all …]
H A Dnve4_compute.c639 NVA0C0_QMDV00_06_VAL_SET(qmd, SASS_VERSION, 0x30); in nve4_compute_setup_launch_desc()
650 NVA0C0_QMDV00_06_VAL_SET(qmd, SHARED_MEMORY_SIZE, in nve4_compute_setup_launch_desc()
659 NVA0C0_QMDV00_06_DEF_SET(qmd, L1_CONFIGURATION, in nve4_compute_setup_launch_desc()
663 NVA0C0_QMDV00_06_DEF_SET(qmd, L1_CONFIGURATION, in nve4_compute_setup_launch_desc()
666 NVA0C0_QMDV00_06_DEF_SET(qmd, L1_CONFIGURATION, in nve4_compute_setup_launch_desc()
686 nve4_compute_setup_buf_cb(nvc0, false, qmd); in nve4_compute_setup_launch_desc()
710 NVC0C0_QMDV02_01_VAL_SET(qmd, SHARED_MEMORY_SIZE, in gp100_compute_setup_launch_desc()
735 nve4_compute_setup_buf_cb(nvc0, true, qmd); in gp100_compute_setup_launch_desc()
760 NVC3C0_QMDV02_02_VAL_SET(qmd, SHARED_MEMORY_SIZE, in gv100_compute_setup_launch_desc()
770 NVC3C0_QMDV02_02_VAL_SET(qmd, QMD_VERSION, 2); in gv100_compute_setup_launch_desc()
[all …]
/dports/graphics/mesa-dri-gallium/mesa-21.3.6/src/gallium/drivers/nouveau/nvc0/
H A Dqmda0c0.c30 NVA0C0QmdDump_V00_06(uint32_t *qmd) in NVA0C0QmdDump_V00_06() argument
43 NVA0C0_QMDV00_06_VAL(qmd, QMD_RESERVED_A, "0x%x"); in NVA0C0QmdDump_V00_06()
89 NVA0C0_QMDV00_06_VAL(qmd, QMD_VERSION, "0x%x"); in NVA0C0QmdDump_V00_06()
98 NVA0C0_QMDV00_06_DEF(qmd, L1_CONFIGURATION, in NVA0C0QmdDump_V00_06()
150 NVA0C0_QMDV00_06_VAL(qmd, QMD_SPARE_A, "0x%x"); in NVA0C0QmdDump_V00_06()
151 NVA0C0_QMDV00_06_VAL(qmd, QMD_SPARE_B, "0x%x"); in NVA0C0QmdDump_V00_06()
152 NVA0C0_QMDV00_06_VAL(qmd, QMD_SPARE_C, "0x%x"); in NVA0C0QmdDump_V00_06()
153 NVA0C0_QMDV00_06_VAL(qmd, QMD_SPARE_D, "0x%x"); in NVA0C0QmdDump_V00_06()
154 NVA0C0_QMDV00_06_VAL(qmd, QMD_SPARE_E, "0x%x"); in NVA0C0QmdDump_V00_06()
155 NVA0C0_QMDV00_06_VAL(qmd, QMD_SPARE_F, "0x%x"); in NVA0C0QmdDump_V00_06()
[all …]
H A Dnve4_compute.c639 NVA0C0_QMDV00_06_VAL_SET(qmd, SASS_VERSION, 0x30); in nve4_compute_setup_launch_desc()
650 NVA0C0_QMDV00_06_VAL_SET(qmd, SHARED_MEMORY_SIZE, in nve4_compute_setup_launch_desc()
659 NVA0C0_QMDV00_06_DEF_SET(qmd, L1_CONFIGURATION, in nve4_compute_setup_launch_desc()
663 NVA0C0_QMDV00_06_DEF_SET(qmd, L1_CONFIGURATION, in nve4_compute_setup_launch_desc()
666 NVA0C0_QMDV00_06_DEF_SET(qmd, L1_CONFIGURATION, in nve4_compute_setup_launch_desc()
686 nve4_compute_setup_buf_cb(nvc0, false, qmd); in nve4_compute_setup_launch_desc()
710 NVC0C0_QMDV02_01_VAL_SET(qmd, SHARED_MEMORY_SIZE, in gp100_compute_setup_launch_desc()
735 nve4_compute_setup_buf_cb(nvc0, true, qmd); in gp100_compute_setup_launch_desc()
760 NVC3C0_QMDV02_02_VAL_SET(qmd, SHARED_MEMORY_SIZE, in gv100_compute_setup_launch_desc()
770 NVC3C0_QMDV02_02_VAL_SET(qmd, QMD_VERSION, 2); in gv100_compute_setup_launch_desc()
[all …]
/dports/graphics/mesa-gallium-va/mesa-21.3.6/src/gallium/drivers/nouveau/nvc0/
H A Dqmda0c0.c30 NVA0C0QmdDump_V00_06(uint32_t *qmd) in NVA0C0QmdDump_V00_06() argument
43 NVA0C0_QMDV00_06_VAL(qmd, QMD_RESERVED_A, "0x%x"); in NVA0C0QmdDump_V00_06()
89 NVA0C0_QMDV00_06_VAL(qmd, QMD_VERSION, "0x%x"); in NVA0C0QmdDump_V00_06()
98 NVA0C0_QMDV00_06_DEF(qmd, L1_CONFIGURATION, in NVA0C0QmdDump_V00_06()
150 NVA0C0_QMDV00_06_VAL(qmd, QMD_SPARE_A, "0x%x"); in NVA0C0QmdDump_V00_06()
151 NVA0C0_QMDV00_06_VAL(qmd, QMD_SPARE_B, "0x%x"); in NVA0C0QmdDump_V00_06()
152 NVA0C0_QMDV00_06_VAL(qmd, QMD_SPARE_C, "0x%x"); in NVA0C0QmdDump_V00_06()
153 NVA0C0_QMDV00_06_VAL(qmd, QMD_SPARE_D, "0x%x"); in NVA0C0QmdDump_V00_06()
154 NVA0C0_QMDV00_06_VAL(qmd, QMD_SPARE_E, "0x%x"); in NVA0C0QmdDump_V00_06()
155 NVA0C0_QMDV00_06_VAL(qmd, QMD_SPARE_F, "0x%x"); in NVA0C0QmdDump_V00_06()
[all …]
H A Dnve4_compute.c639 NVA0C0_QMDV00_06_VAL_SET(qmd, SASS_VERSION, 0x30); in nve4_compute_setup_launch_desc()
650 NVA0C0_QMDV00_06_VAL_SET(qmd, SHARED_MEMORY_SIZE, in nve4_compute_setup_launch_desc()
659 NVA0C0_QMDV00_06_DEF_SET(qmd, L1_CONFIGURATION, in nve4_compute_setup_launch_desc()
663 NVA0C0_QMDV00_06_DEF_SET(qmd, L1_CONFIGURATION, in nve4_compute_setup_launch_desc()
666 NVA0C0_QMDV00_06_DEF_SET(qmd, L1_CONFIGURATION, in nve4_compute_setup_launch_desc()
686 nve4_compute_setup_buf_cb(nvc0, false, qmd); in nve4_compute_setup_launch_desc()
710 NVC0C0_QMDV02_01_VAL_SET(qmd, SHARED_MEMORY_SIZE, in gp100_compute_setup_launch_desc()
735 nve4_compute_setup_buf_cb(nvc0, true, qmd); in gp100_compute_setup_launch_desc()
760 NVC3C0_QMDV02_02_VAL_SET(qmd, SHARED_MEMORY_SIZE, in gv100_compute_setup_launch_desc()
770 NVC3C0_QMDV02_02_VAL_SET(qmd, QMD_VERSION, 2); in gv100_compute_setup_launch_desc()
[all …]
/dports/graphics/mesa-gallium-xa/mesa-21.3.6/src/gallium/drivers/nouveau/nvc0/
H A Dqmda0c0.c30 NVA0C0QmdDump_V00_06(uint32_t *qmd) in NVA0C0QmdDump_V00_06() argument
43 NVA0C0_QMDV00_06_VAL(qmd, QMD_RESERVED_A, "0x%x"); in NVA0C0QmdDump_V00_06()
89 NVA0C0_QMDV00_06_VAL(qmd, QMD_VERSION, "0x%x"); in NVA0C0QmdDump_V00_06()
98 NVA0C0_QMDV00_06_DEF(qmd, L1_CONFIGURATION, in NVA0C0QmdDump_V00_06()
150 NVA0C0_QMDV00_06_VAL(qmd, QMD_SPARE_A, "0x%x"); in NVA0C0QmdDump_V00_06()
151 NVA0C0_QMDV00_06_VAL(qmd, QMD_SPARE_B, "0x%x"); in NVA0C0QmdDump_V00_06()
152 NVA0C0_QMDV00_06_VAL(qmd, QMD_SPARE_C, "0x%x"); in NVA0C0QmdDump_V00_06()
153 NVA0C0_QMDV00_06_VAL(qmd, QMD_SPARE_D, "0x%x"); in NVA0C0QmdDump_V00_06()
154 NVA0C0_QMDV00_06_VAL(qmd, QMD_SPARE_E, "0x%x"); in NVA0C0QmdDump_V00_06()
155 NVA0C0_QMDV00_06_VAL(qmd, QMD_SPARE_F, "0x%x"); in NVA0C0QmdDump_V00_06()
[all …]
H A Dnve4_compute.c639 NVA0C0_QMDV00_06_VAL_SET(qmd, SASS_VERSION, 0x30); in nve4_compute_setup_launch_desc()
650 NVA0C0_QMDV00_06_VAL_SET(qmd, SHARED_MEMORY_SIZE, in nve4_compute_setup_launch_desc()
659 NVA0C0_QMDV00_06_DEF_SET(qmd, L1_CONFIGURATION, in nve4_compute_setup_launch_desc()
663 NVA0C0_QMDV00_06_DEF_SET(qmd, L1_CONFIGURATION, in nve4_compute_setup_launch_desc()
666 NVA0C0_QMDV00_06_DEF_SET(qmd, L1_CONFIGURATION, in nve4_compute_setup_launch_desc()
686 nve4_compute_setup_buf_cb(nvc0, false, qmd); in nve4_compute_setup_launch_desc()
710 NVC0C0_QMDV02_01_VAL_SET(qmd, SHARED_MEMORY_SIZE, in gp100_compute_setup_launch_desc()
735 nve4_compute_setup_buf_cb(nvc0, true, qmd); in gp100_compute_setup_launch_desc()
760 NVC3C0_QMDV02_02_VAL_SET(qmd, SHARED_MEMORY_SIZE, in gv100_compute_setup_launch_desc()
770 NVC3C0_QMDV02_02_VAL_SET(qmd, QMD_VERSION, 2); in gv100_compute_setup_launch_desc()
[all …]
/dports/graphics/mesa-gallium-vdpau/mesa-21.3.6/src/gallium/drivers/nouveau/nvc0/
H A Dqmda0c0.c30 NVA0C0QmdDump_V00_06(uint32_t *qmd) in NVA0C0QmdDump_V00_06() argument
43 NVA0C0_QMDV00_06_VAL(qmd, QMD_RESERVED_A, "0x%x"); in NVA0C0QmdDump_V00_06()
89 NVA0C0_QMDV00_06_VAL(qmd, QMD_VERSION, "0x%x"); in NVA0C0QmdDump_V00_06()
98 NVA0C0_QMDV00_06_DEF(qmd, L1_CONFIGURATION, in NVA0C0QmdDump_V00_06()
150 NVA0C0_QMDV00_06_VAL(qmd, QMD_SPARE_A, "0x%x"); in NVA0C0QmdDump_V00_06()
151 NVA0C0_QMDV00_06_VAL(qmd, QMD_SPARE_B, "0x%x"); in NVA0C0QmdDump_V00_06()
152 NVA0C0_QMDV00_06_VAL(qmd, QMD_SPARE_C, "0x%x"); in NVA0C0QmdDump_V00_06()
153 NVA0C0_QMDV00_06_VAL(qmd, QMD_SPARE_D, "0x%x"); in NVA0C0QmdDump_V00_06()
154 NVA0C0_QMDV00_06_VAL(qmd, QMD_SPARE_E, "0x%x"); in NVA0C0QmdDump_V00_06()
155 NVA0C0_QMDV00_06_VAL(qmd, QMD_SPARE_F, "0x%x"); in NVA0C0QmdDump_V00_06()
[all …]
H A Dnve4_compute.c639 NVA0C0_QMDV00_06_VAL_SET(qmd, SASS_VERSION, 0x30); in nve4_compute_setup_launch_desc()
650 NVA0C0_QMDV00_06_VAL_SET(qmd, SHARED_MEMORY_SIZE, in nve4_compute_setup_launch_desc()
659 NVA0C0_QMDV00_06_DEF_SET(qmd, L1_CONFIGURATION, in nve4_compute_setup_launch_desc()
663 NVA0C0_QMDV00_06_DEF_SET(qmd, L1_CONFIGURATION, in nve4_compute_setup_launch_desc()
666 NVA0C0_QMDV00_06_DEF_SET(qmd, L1_CONFIGURATION, in nve4_compute_setup_launch_desc()
686 nve4_compute_setup_buf_cb(nvc0, false, qmd); in nve4_compute_setup_launch_desc()
710 NVC0C0_QMDV02_01_VAL_SET(qmd, SHARED_MEMORY_SIZE, in gp100_compute_setup_launch_desc()
735 nve4_compute_setup_buf_cb(nvc0, true, qmd); in gp100_compute_setup_launch_desc()
760 NVC3C0_QMDV02_02_VAL_SET(qmd, SHARED_MEMORY_SIZE, in gv100_compute_setup_launch_desc()
770 NVC3C0_QMDV02_02_VAL_SET(qmd, QMD_VERSION, 2); in gv100_compute_setup_launch_desc()
[all …]
/dports/graphics/mesa-devel/mesa-22.0-branchpoint-2059-ge8a63cf61ec/src/gallium/drivers/nouveau/nvc0/
H A Dqmda0c0.c30 NVA0C0QmdDump_V00_06(uint32_t *qmd) in NVA0C0QmdDump_V00_06() argument
43 NVA0C0_QMDV00_06_VAL(qmd, QMD_RESERVED_A, "0x%x"); in NVA0C0QmdDump_V00_06()
89 NVA0C0_QMDV00_06_VAL(qmd, QMD_VERSION, "0x%x"); in NVA0C0QmdDump_V00_06()
98 NVA0C0_QMDV00_06_DEF(qmd, L1_CONFIGURATION, in NVA0C0QmdDump_V00_06()
150 NVA0C0_QMDV00_06_VAL(qmd, QMD_SPARE_A, "0x%x"); in NVA0C0QmdDump_V00_06()
151 NVA0C0_QMDV00_06_VAL(qmd, QMD_SPARE_B, "0x%x"); in NVA0C0QmdDump_V00_06()
152 NVA0C0_QMDV00_06_VAL(qmd, QMD_SPARE_C, "0x%x"); in NVA0C0QmdDump_V00_06()
153 NVA0C0_QMDV00_06_VAL(qmd, QMD_SPARE_D, "0x%x"); in NVA0C0QmdDump_V00_06()
154 NVA0C0_QMDV00_06_VAL(qmd, QMD_SPARE_E, "0x%x"); in NVA0C0QmdDump_V00_06()
155 NVA0C0_QMDV00_06_VAL(qmd, QMD_SPARE_F, "0x%x"); in NVA0C0QmdDump_V00_06()
[all …]
H A Dnve4_compute.c639 NVA0C0_QMDV00_06_VAL_SET(qmd, SASS_VERSION, 0x30); in nve4_compute_setup_launch_desc()
650 NVA0C0_QMDV00_06_VAL_SET(qmd, SHARED_MEMORY_SIZE, in nve4_compute_setup_launch_desc()
659 NVA0C0_QMDV00_06_DEF_SET(qmd, L1_CONFIGURATION, in nve4_compute_setup_launch_desc()
663 NVA0C0_QMDV00_06_DEF_SET(qmd, L1_CONFIGURATION, in nve4_compute_setup_launch_desc()
666 NVA0C0_QMDV00_06_DEF_SET(qmd, L1_CONFIGURATION, in nve4_compute_setup_launch_desc()
686 nve4_compute_setup_buf_cb(nvc0, false, qmd); in nve4_compute_setup_launch_desc()
710 NVC0C0_QMDV02_01_VAL_SET(qmd, SHARED_MEMORY_SIZE, in gp100_compute_setup_launch_desc()
735 nve4_compute_setup_buf_cb(nvc0, true, qmd); in gp100_compute_setup_launch_desc()
760 NVC3C0_QMDV02_02_VAL_SET(qmd, SHARED_MEMORY_SIZE, in gv100_compute_setup_launch_desc()
770 NVC3C0_QMDV02_02_VAL_SET(qmd, QMD_VERSION, 2); in gv100_compute_setup_launch_desc()
[all …]
/dports/graphics/mesa-dri-classic/mesa-20.2.3/src/gallium/drivers/nouveau/nvc0/
H A Dqmda0c0.c30 NVA0C0QmdDump_V00_06(uint32_t *qmd) in NVA0C0QmdDump_V00_06() argument
43 NVA0C0_QMDV00_06_VAL(qmd, QMD_RESERVED_A, "0x%x"); in NVA0C0QmdDump_V00_06()
89 NVA0C0_QMDV00_06_VAL(qmd, QMD_VERSION, "0x%x"); in NVA0C0QmdDump_V00_06()
98 NVA0C0_QMDV00_06_DEF(qmd, L1_CONFIGURATION, in NVA0C0QmdDump_V00_06()
150 NVA0C0_QMDV00_06_VAL(qmd, QMD_SPARE_A, "0x%x"); in NVA0C0QmdDump_V00_06()
151 NVA0C0_QMDV00_06_VAL(qmd, QMD_SPARE_B, "0x%x"); in NVA0C0QmdDump_V00_06()
152 NVA0C0_QMDV00_06_VAL(qmd, QMD_SPARE_C, "0x%x"); in NVA0C0QmdDump_V00_06()
153 NVA0C0_QMDV00_06_VAL(qmd, QMD_SPARE_D, "0x%x"); in NVA0C0QmdDump_V00_06()
154 NVA0C0_QMDV00_06_VAL(qmd, QMD_SPARE_E, "0x%x"); in NVA0C0QmdDump_V00_06()
155 NVA0C0_QMDV00_06_VAL(qmd, QMD_SPARE_F, "0x%x"); in NVA0C0QmdDump_V00_06()
[all …]
H A Dnve4_compute.c639 NVA0C0_QMDV00_06_VAL_SET(qmd, SASS_VERSION, 0x30); in nve4_compute_setup_launch_desc()
641 NVA0C0_QMDV00_06_VAL_SET(qmd, PROGRAM_OFFSET, in nve4_compute_setup_launch_desc()
651 NVA0C0_QMDV00_06_VAL_SET(qmd, SHARED_MEMORY_SIZE, in nve4_compute_setup_launch_desc()
660 NVA0C0_QMDV00_06_DEF_SET(qmd, L1_CONFIGURATION, in nve4_compute_setup_launch_desc()
687 nve4_compute_setup_buf_cb(nvc0, false, qmd); in nve4_compute_setup_launch_desc()
702 NVC0C0_QMDV02_01_VAL_SET(qmd, PROGRAM_OFFSET, in gp100_compute_setup_launch_desc()
712 NVC0C0_QMDV02_01_VAL_SET(qmd, SHARED_MEMORY_SIZE, in gp100_compute_setup_launch_desc()
737 nve4_compute_setup_buf_cb(nvc0, true, qmd); in gp100_compute_setup_launch_desc()
763 NVC3C0_QMDV02_02_VAL_SET(qmd, SHARED_MEMORY_SIZE, in gv100_compute_setup_launch_desc()
773 NVC3C0_QMDV02_02_VAL_SET(qmd, QMD_VERSION, 2); in gv100_compute_setup_launch_desc()
[all …]
/dports/graphics/mesa-dri/mesa-21.3.6/src/gallium/drivers/nouveau/nvc0/
H A Dqmda0c0.c30 NVA0C0QmdDump_V00_06(uint32_t *qmd) in NVA0C0QmdDump_V00_06() argument
43 NVA0C0_QMDV00_06_VAL(qmd, QMD_RESERVED_A, "0x%x"); in NVA0C0QmdDump_V00_06()
89 NVA0C0_QMDV00_06_VAL(qmd, QMD_VERSION, "0x%x"); in NVA0C0QmdDump_V00_06()
98 NVA0C0_QMDV00_06_DEF(qmd, L1_CONFIGURATION, in NVA0C0QmdDump_V00_06()
150 NVA0C0_QMDV00_06_VAL(qmd, QMD_SPARE_A, "0x%x"); in NVA0C0QmdDump_V00_06()
151 NVA0C0_QMDV00_06_VAL(qmd, QMD_SPARE_B, "0x%x"); in NVA0C0QmdDump_V00_06()
152 NVA0C0_QMDV00_06_VAL(qmd, QMD_SPARE_C, "0x%x"); in NVA0C0QmdDump_V00_06()
153 NVA0C0_QMDV00_06_VAL(qmd, QMD_SPARE_D, "0x%x"); in NVA0C0QmdDump_V00_06()
154 NVA0C0_QMDV00_06_VAL(qmd, QMD_SPARE_E, "0x%x"); in NVA0C0QmdDump_V00_06()
155 NVA0C0_QMDV00_06_VAL(qmd, QMD_SPARE_F, "0x%x"); in NVA0C0QmdDump_V00_06()
[all …]
H A Dnve4_compute.c639 NVA0C0_QMDV00_06_VAL_SET(qmd, SASS_VERSION, 0x30); in nve4_compute_setup_launch_desc()
650 NVA0C0_QMDV00_06_VAL_SET(qmd, SHARED_MEMORY_SIZE, in nve4_compute_setup_launch_desc()
659 NVA0C0_QMDV00_06_DEF_SET(qmd, L1_CONFIGURATION, in nve4_compute_setup_launch_desc()
663 NVA0C0_QMDV00_06_DEF_SET(qmd, L1_CONFIGURATION, in nve4_compute_setup_launch_desc()
666 NVA0C0_QMDV00_06_DEF_SET(qmd, L1_CONFIGURATION, in nve4_compute_setup_launch_desc()
686 nve4_compute_setup_buf_cb(nvc0, false, qmd); in nve4_compute_setup_launch_desc()
710 NVC0C0_QMDV02_01_VAL_SET(qmd, SHARED_MEMORY_SIZE, in gp100_compute_setup_launch_desc()
735 nve4_compute_setup_buf_cb(nvc0, true, qmd); in gp100_compute_setup_launch_desc()
760 NVC3C0_QMDV02_02_VAL_SET(qmd, SHARED_MEMORY_SIZE, in gv100_compute_setup_launch_desc()
770 NVC3C0_QMDV02_02_VAL_SET(qmd, QMD_VERSION, 2); in gv100_compute_setup_launch_desc()
[all …]
/dports/lang/clover/mesa-21.3.6/src/gallium/drivers/nouveau/nvc0/
H A Dnve4_compute.c639 NVA0C0_QMDV00_06_VAL_SET(qmd, SASS_VERSION, 0x30); in nve4_compute_setup_launch_desc()
650 NVA0C0_QMDV00_06_VAL_SET(qmd, SHARED_MEMORY_SIZE, in nve4_compute_setup_launch_desc()
659 NVA0C0_QMDV00_06_DEF_SET(qmd, L1_CONFIGURATION, in nve4_compute_setup_launch_desc()
663 NVA0C0_QMDV00_06_DEF_SET(qmd, L1_CONFIGURATION, in nve4_compute_setup_launch_desc()
666 NVA0C0_QMDV00_06_DEF_SET(qmd, L1_CONFIGURATION, in nve4_compute_setup_launch_desc()
686 nve4_compute_setup_buf_cb(nvc0, false, qmd); in nve4_compute_setup_launch_desc()
710 NVC0C0_QMDV02_01_VAL_SET(qmd, SHARED_MEMORY_SIZE, in gp100_compute_setup_launch_desc()
735 nve4_compute_setup_buf_cb(nvc0, true, qmd); in gp100_compute_setup_launch_desc()
760 NVC3C0_QMDV02_02_VAL_SET(qmd, SHARED_MEMORY_SIZE, in gv100_compute_setup_launch_desc()
770 NVC3C0_QMDV02_02_VAL_SET(qmd, QMD_VERSION, 2); in gv100_compute_setup_launch_desc()
[all …]
/dports/graphics/libosmesa/mesa-21.3.6/src/gallium/drivers/nouveau/nvc0/
H A Dnve4_compute.c639 NVA0C0_QMDV00_06_VAL_SET(qmd, SASS_VERSION, 0x30); in nve4_compute_setup_launch_desc()
650 NVA0C0_QMDV00_06_VAL_SET(qmd, SHARED_MEMORY_SIZE, in nve4_compute_setup_launch_desc()
659 NVA0C0_QMDV00_06_DEF_SET(qmd, L1_CONFIGURATION, in nve4_compute_setup_launch_desc()
663 NVA0C0_QMDV00_06_DEF_SET(qmd, L1_CONFIGURATION, in nve4_compute_setup_launch_desc()
666 NVA0C0_QMDV00_06_DEF_SET(qmd, L1_CONFIGURATION, in nve4_compute_setup_launch_desc()
686 nve4_compute_setup_buf_cb(nvc0, false, qmd); in nve4_compute_setup_launch_desc()
710 NVC0C0_QMDV02_01_VAL_SET(qmd, SHARED_MEMORY_SIZE, in gp100_compute_setup_launch_desc()
735 nve4_compute_setup_buf_cb(nvc0, true, qmd); in gp100_compute_setup_launch_desc()
760 NVC3C0_QMDV02_02_VAL_SET(qmd, SHARED_MEMORY_SIZE, in gv100_compute_setup_launch_desc()
770 NVC3C0_QMDV02_02_VAL_SET(qmd, QMD_VERSION, 2); in gv100_compute_setup_launch_desc()
[all …]
/dports/graphics/libosmesa-gallium/mesa-21.3.6/src/gallium/drivers/nouveau/nvc0/
H A Dnve4_compute.c639 NVA0C0_QMDV00_06_VAL_SET(qmd, SASS_VERSION, 0x30); in nve4_compute_setup_launch_desc()
650 NVA0C0_QMDV00_06_VAL_SET(qmd, SHARED_MEMORY_SIZE, in nve4_compute_setup_launch_desc()
659 NVA0C0_QMDV00_06_DEF_SET(qmd, L1_CONFIGURATION, in nve4_compute_setup_launch_desc()
663 NVA0C0_QMDV00_06_DEF_SET(qmd, L1_CONFIGURATION, in nve4_compute_setup_launch_desc()
666 NVA0C0_QMDV00_06_DEF_SET(qmd, L1_CONFIGURATION, in nve4_compute_setup_launch_desc()
686 nve4_compute_setup_buf_cb(nvc0, false, qmd); in nve4_compute_setup_launch_desc()
710 NVC0C0_QMDV02_01_VAL_SET(qmd, SHARED_MEMORY_SIZE, in gp100_compute_setup_launch_desc()
735 nve4_compute_setup_buf_cb(nvc0, true, qmd); in gp100_compute_setup_launch_desc()
760 NVC3C0_QMDV02_02_VAL_SET(qmd, SHARED_MEMORY_SIZE, in gv100_compute_setup_launch_desc()
770 NVC3C0_QMDV02_02_VAL_SET(qmd, QMD_VERSION, 2); in gv100_compute_setup_launch_desc()
[all …]
/dports/graphics/gthumb/gthumb-3.10.1/gthumb/
H A Dgth-metadata-provider.c145 g_strfreev (qmd->attributes_v); in query_metadata_data_free()
146 g_free (qmd->attributes); in query_metadata_data_free()
147 _g_object_list_unref (qmd->files); in query_metadata_data_free()
148 g_free (qmd); in query_metadata_data_free()
158 QueryMetadataData *qmd; in _g_query_metadata_async_thread() local
165 qmd = g_task_get_task_data (task); in _g_query_metadata_async_thread()
184 qmd->attributes_v)) in _g_query_metadata_async_thread()
212 gth_hook_invoke ("read-metadata-ready", qmd->files, qmd->attributes); in _g_query_metadata_async_thread()
231 QueryMetadataData *qmd; in _g_query_metadata_async() local
250 QueryMetadataData *qmd; in _g_query_metadata_finish() local
[all …]
/dports/devel/RStudio/rstudio-2021.09.1-372/src/gwt/src/org/rstudio/studio/client/quarto/
H A DQuartoHelper.java38 public static boolean isQuartoWebsiteDoc(String qmd, QuartoConfig config) in isQuartoWebsiteDoc() argument
40 return !StringUtil.isNullOrEmpty(qmd) && in isQuartoWebsiteDoc()
42 isWithinQuartoProjectDir(qmd, config); in isQuartoWebsiteDoc()
45 public static boolean isQuartoBookDoc(String qmd, QuartoConfig config) in isQuartoBookDoc() argument
47 return !StringUtil.isNullOrEmpty(qmd) && in isQuartoBookDoc()
49 isWithinQuartoProjectDir(qmd, config); in isQuartoBookDoc()
53 private static boolean isWithinQuartoProjectDir(String qmd, QuartoConfig config) in isWithinQuartoProjectDir() argument
56 FileSystemItem qmdFile = FileSystemItem.createFile(qmd); in isWithinQuartoProjectDir()
/dports/science/quantum-espresso/q-e-qe-6.7.0/GWW/gww/
H A Dvcprim.f90166 qmd%numpw=qm%numpw
167 qmd%is_parallel=.true.
177 qmd%first_para=nbegin
179 if(qmd%numpw_para>1) then
180 allocate(qmd%wp(qmd%numpw_para))
181 do ii=1,qmd%numpw_para
182 qmd%wp(ii)%numij=qm%wp(ii+qmd%first_para-1)%numij
183 allocate(qmd%wp(ii)%ij(2,qmd%wp(ii)%numij))
184 qmd%wp(ii)%ij(:,:)=qm%wp(ii+qmd%first_para-1)%ij(:,:)
185 allocate(qmd%wp(ii)%o(qmd%wp(ii)%numij))
[all …]
/dports/science/PETSc/petsc-3.14.1/src/ksp/ksp/tests/scripts/
H A Dex10.script14 foreach order (nd rcm qmd 1wd)
23 foreach order (nd rcm qmd 1wd)
35 foreach order (nd rcm qmd 1wd)
48 foreach order (nd rcm qmd 1wd)
64 foreach order (nd rcm qmd 1wd)
80 foreach order (nd rcm qmd 1wd)
/dports/science/nwchem/nwchem-7b21660b82ebd85ef659f6fba7e1e73433b0bd0a/src/qmd/
H A DREADME_plumed.md26 * include the qmd module in `NWCHEM_MODULES`
43 * the keyword `ext_forces` must be added to the `qmd` input section. `ext_forces` can take an addit…
48 qmd
51 task dft qmd
/dports/science/PETSc/petsc-3.14.1/src/snes/tutorials/network/
H A Dex1options23 -coupled_sub_pc_factor_mat_ordering_type qmd
51 -power_sub_pc_factor_mat_ordering_type qmd
76 -water_sub_pc_factor_mat_ordering_type qmd

1234567891011