Searched refs:ASM_XTENSA_ENCODE_RRI8 (Results 1 – 2 of 2) sorted by relevance
/dports/lang/micropython/micropython-1.17/py/ |
H A D | asmxtensa.h | 90 #define ASM_XTENSA_ENCODE_RRI8(op0, r, s, t, imm8) \ macro 143 asm_xtensa_op24(as, ASM_XTENSA_ENCODE_RRI8(2, 12, reg_src, reg_dest, imm8 & 0xff)); in asm_xtensa_op_addi() 151 asm_xtensa_op24(as, ASM_XTENSA_ENCODE_RRI8(7, cond, reg_src1, reg_src2, rel8 & 0xff)); in asm_xtensa_op_bcc() 179 asm_xtensa_op24(as, ASM_XTENSA_ENCODE_RRI8(2, 0, reg_base, reg_dest, byte_offset & 0xff)); in asm_xtensa_op_l8ui() 183 asm_xtensa_op24(as, ASM_XTENSA_ENCODE_RRI8(2, 1, reg_base, reg_dest, half_word_offset & 0xff)); in asm_xtensa_op_l16ui() 187 asm_xtensa_op24(as, ASM_XTENSA_ENCODE_RRI8(2, 2, reg_base, reg_dest, word_offset & 0xff)); in asm_xtensa_op_l32i() 203 asm_xtensa_op24(as, ASM_XTENSA_ENCODE_RRI8(2, 10, (imm12 >> 8) & 0xf, reg_dest, imm12 & 0xff)); in asm_xtensa_op_movi() 227 asm_xtensa_op24(as, ASM_XTENSA_ENCODE_RRI8(2, 4, reg_base, reg_src, byte_offset & 0xff)); in asm_xtensa_op_s8i() 231 asm_xtensa_op24(as, ASM_XTENSA_ENCODE_RRI8(2, 5, reg_base, reg_src, half_word_offset & 0xff)); in asm_xtensa_op_s16i() 235 asm_xtensa_op24(as, ASM_XTENSA_ENCODE_RRI8(2, 6, reg_base, reg_src, word_offset & 0xff)); in asm_xtensa_op_s32i()
|
H A D | emitinlinextensa.c | 315 … asm_xtensa_op24(&emit->as, ASM_XTENSA_ENCODE_RRI8(o->a0, o->a1, r1, r0, (imm >> shift) & 0xff)); in emit_inline_xtensa_op()
|