/dports/devel/avr-gdb/gdb-7.3.1/sim/common/ |
H A D | sim-reg.c | 51 return (* CPU_REG_STORE (cpu)) (cpu, rn, buf, length); in sim_store_register()
|
H A D | sim-cpu.h | 120 #define CPU_REG_STORE(c) ((c)->base.reg_store) macro
|
/dports/devel/gdb761/gdb-7.6.1/sim/common/ |
H A D | sim-reg.c | 50 return (* CPU_REG_STORE (cpu)) (cpu, rn, buf, length); in sim_store_register()
|
H A D | sim-cpu.h | 119 #define CPU_REG_STORE(c) ((c)->base.reg_store) macro
|
/dports/devel/zpu-binutils/zpu-toolchain-1.0/toolchain/gdb/sim/common/ |
H A D | sim-reg.c | 51 return (* CPU_REG_STORE (cpu)) (cpu, rn, buf, length); in sim_store_register()
|
H A D | sim-cpu.h | 120 #define CPU_REG_STORE(c) ((c)->base.reg_store) macro
|
/dports/devel/zpu-gcc/zpu-toolchain-1.0/toolchain/gdb/sim/common/ |
H A D | sim-reg.c | 51 return (* CPU_REG_STORE (cpu)) (cpu, rn, buf, length); in sim_store_register()
|
H A D | sim-cpu.h | 120 #define CPU_REG_STORE(c) ((c)->base.reg_store) macro
|
/dports/devel/avr-gdb/gdb-7.3.1/sim/cris/ |
H A D | traps.c | 1231 (*CPU_REG_STORE (current_cpu)) (current_cpu, H_GR_SP, regbuf, 4); in schedule() 1233 (*CPU_REG_STORE (current_cpu)) (current_cpu, TARGET_SRP_REGNUM, in schedule() 1243 (*CPU_REG_STORE (current_cpu)) (current_cpu, H_GR_R10, in schedule() 1255 (*CPU_REG_STORE (current_cpu)) (current_cpu, H_GR_R11, in schedule() 1260 (*CPU_REG_STORE (current_cpu)) (current_cpu, H_GR_R12, in schedule() 2252 (*CPU_REG_STORE (current_cpu)) (current_cpu, in cris_break_13_handler() 3147 (*CPU_REG_STORE (current_cpu)) (current_cpu, in cris_break_13_handler() 3149 (*CPU_REG_STORE (current_cpu)) (current_cpu, in cris_break_13_handler() 3155 (*CPU_REG_STORE (current_cpu)) (current_cpu, in cris_break_13_handler() 3284 (*CPU_REG_STORE (cpu)) (cpu, H_GR_R9, (bfd_byte *) zeros, 4); in cris_pipe_nonempty() [all …]
|
H A D | sim-if.c | 1025 (* CPU_REG_STORE (cpu)) (cpu, H_GR_SP, (char *) sp_init, 4); in sim_open()
|
/dports/devel/gdb761/gdb-7.6.1/sim/cris/ |
H A D | traps.c | 1230 (*CPU_REG_STORE (current_cpu)) (current_cpu, H_GR_SP, regbuf, 4); in schedule() 1232 (*CPU_REG_STORE (current_cpu)) (current_cpu, TARGET_SRP_REGNUM, in schedule() 1242 (*CPU_REG_STORE (current_cpu)) (current_cpu, H_GR_R10, in schedule() 1254 (*CPU_REG_STORE (current_cpu)) (current_cpu, H_GR_R11, in schedule() 1259 (*CPU_REG_STORE (current_cpu)) (current_cpu, H_GR_R12, in schedule() 2251 (*CPU_REG_STORE (current_cpu)) (current_cpu, in cris_break_13_handler() 3146 (*CPU_REG_STORE (current_cpu)) (current_cpu, in cris_break_13_handler() 3148 (*CPU_REG_STORE (current_cpu)) (current_cpu, in cris_break_13_handler() 3154 (*CPU_REG_STORE (current_cpu)) (current_cpu, in cris_break_13_handler() 3283 (*CPU_REG_STORE (cpu)) (cpu, H_GR_R9, (bfd_byte *) zeros, 4); in cris_pipe_nonempty() [all …]
|
H A D | sim-if.c | 1025 (* CPU_REG_STORE (cpu)) (cpu, H_GR_SP, (char *) sp_init, 4); in sim_open()
|
/dports/devel/zpu-gcc/zpu-toolchain-1.0/toolchain/gdb/sim/i960/ |
H A D | sim-if.c | 276 return (* CPU_REG_STORE (cpu)) (cpu, rn, buf, length);
|
/dports/devel/zpu-binutils/zpu-toolchain-1.0/toolchain/gdb/sim/i960/ |
H A D | sim-if.c | 276 return (* CPU_REG_STORE (cpu)) (cpu, rn, buf, length);
|
/dports/devel/avr-gdb/gdb-7.3.1/sim/sh64/ |
H A D | sh64.c | 1001 CPU_REG_STORE (cpu) = sh64_store_register; in sh64_init_cpu()
|
/dports/devel/gdb761/gdb-7.6.1/sim/sh64/ |
H A D | sh64.c | 1000 CPU_REG_STORE (cpu) = sh64_store_register; in sh64_init_cpu()
|
/dports/devel/avr-gdb/gdb-7.3.1/sim/bfin/ |
H A D | machs.c | 1250 CPU_REG_STORE (cpu) = bfin_reg_store; in bfin_init_cpu()
|
/dports/devel/avr-gdb/gdb-7.3.1/sim/lm32/ |
H A D | model.c | 1155 CPU_REG_STORE (cpu) = lm32bf_store_register; in lm32_init_cpu()
|
/dports/devel/gdb761/gdb-7.6.1/sim/lm32/ |
H A D | model.c | 1154 CPU_REG_STORE (cpu) = lm32bf_store_register; in lm32_init_cpu()
|
/dports/devel/gdb761/gdb-7.6.1/sim/bfin/ |
H A D | machs.c | 1928 CPU_REG_STORE (cpu) = bfin_reg_store; in bfin_init_cpu()
|
/dports/devel/avr-gdb/gdb-7.3.1/sim/iq2000/ |
H A D | model.c | 2549 CPU_REG_STORE (cpu) = iq2000bf_store_register; in iq2000_init_cpu()
|
/dports/devel/gdb761/gdb-7.6.1/sim/iq2000/ |
H A D | model.c | 2548 CPU_REG_STORE (cpu) = iq2000bf_store_register; in iq2000_init_cpu()
|
/dports/devel/avr-gdb/gdb-7.3.1/sim/m32r/ |
H A D | modelx.c | 3050 CPU_REG_STORE (cpu) = m32rxf_store_register; in m32rx_init_cpu()
|
/dports/devel/gdb761/gdb-7.6.1/sim/m32r/ |
H A D | modelx.c | 3049 CPU_REG_STORE (cpu) = m32rxf_store_register; in m32rx_init_cpu()
|
/dports/devel/zpu-binutils/zpu-toolchain-1.0/toolchain/gdb/sim/m32r/ |
H A D | modelx.c | 3050 CPU_REG_STORE (cpu) = m32rxf_store_register; in m32rx_init_cpu()
|