Home
last modified time | relevance | path

Searched refs:DCCR (Results 1 – 25 of 40) sorted by relevance

12

/dports/devel/asl/asl-current/include/coldfire/
H A Dmcf5206.inc153 DCCR{n} equ Base+11 ; Control Register - Bank n (8b)
154 PS cffield DCCR{n},6,2 ; Port Size
155 BPS cffield DCCR{n},4,2 ; Bank Page Size
156 PM cffield DCCR{n},2,2 ; Page Mode Select
157 WR cfbit DCCR{n},1 ; Write Enable
158 RD cfbit DCCR{n},0 ; Read Enable
/dports/audio/lenticular-lv2/lenticular_lv2-0.5.0-14-g14d8075/eurorack/stmlib/third_party/STM/STM32F4xx_StdPeriph_Driver/src/
H A Dstm32f4xx_ltdc.c403 …LTDC_Layerx->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED | LTDC_LxDCCR… in LTDC_LayerInit()
404 LTDC_Layerx->DCCR = (LTDC_Layer_InitStruct->LTDC_DefaultColorBlue | dcgreen | \ in LTDC_LayerInit()
/dports/audio/lenticular-lv2/lenticular_lv2-0.5.0-14-g14d8075/parasites/stmlib/third_party/STM/STM32F4xx_StdPeriph_Driver/src/
H A Dstm32f4xx_ltdc.c403 …LTDC_Layerx->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED | LTDC_LxDCCR… in LTDC_LayerInit()
404 LTDC_Layerx->DCCR = (LTDC_Layer_InitStruct->LTDC_DefaultColorBlue | dcgreen | \ in LTDC_LayerInit()
/dports/mail/spamassassin/Mail-SpamAssassin-3.4.5/lib/Mail/SpamAssassin/Plugin/
H A DDCC.pm650 $permsgstatus->{tag_data}->{DCCR} = "";
/dports/mail/spamassassin-devel/spamassassin-1ea352210/lib/Mail/SpamAssassin/Plugin/
H A DDCC.pm785 $pms->{tag_data}->{DCCR} = '';
/dports/devel/avr-libc/avr-libc-2.0.0/include/avr/
H A Dio90scr100.h1433 #define DCCR _SFR_MEM8(0xEF) macro
/dports/devel/asl/asl-current/include/
H A Dstddef60.inc111 __defspr DCCR,0x3fa ; Data Cache Control Register
/dports/editors/fpc-ide/fpc-3.2.2/rtl/embedded/arm/
H A Dstm32f429xx.pp510 DCCR : longword; // LTDC Layerx Default Color Configuration Register
H A Dstm32f746.pp496DCCR: longword; (*!< LTDC Layerx Default Color Configuration Register Address offs…
H A Dstm32f756.pp496DCCR: longword; (*!< LTDC Layerx Default Color Configuration Register Address offs…
/dports/lang/fpc-utils/fpc-3.2.2/rtl/embedded/arm/
H A Dstm32f429xx.pp510 DCCR : longword; // LTDC Layerx Default Color Configuration Register
H A Dstm32f746.pp496DCCR: longword; (*!< LTDC Layerx Default Color Configuration Register Address offs…
H A Dstm32f756.pp496DCCR: longword; (*!< LTDC Layerx Default Color Configuration Register Address offs…
/dports/lang/fpc-source/fpc-3.2.2/rtl/embedded/arm/
H A Dstm32f429xx.pp510 DCCR : longword; // LTDC Layerx Default Color Configuration Register
H A Dstm32f746.pp496DCCR: longword; (*!< LTDC Layerx Default Color Configuration Register Address offs…
H A Dstm32f756.pp496DCCR: longword; (*!< LTDC Layerx Default Color Configuration Register Address offs…
/dports/lang/fpc/fpc-3.2.2/rtl/embedded/arm/
H A Dstm32f429xx.pp510 DCCR : longword; // LTDC Layerx Default Color Configuration Register
H A Dstm32f746.pp496DCCR: longword; (*!< LTDC Layerx Default Color Configuration Register Address offs…
H A Dstm32f756.pp496DCCR: longword; (*!< LTDC Layerx Default Color Configuration Register Address offs…
/dports/net-mgmt/netdisco-mibs/netdisco-mibs-4.010/ceragon/
H A Dceragon.mib4623 (DCCR\DCCM\etc.). "
4680 instead of DCCR line communication. "
9740 "Transmit on the DCCR channel or terminate the DCCR channel."
/dports/net-mgmt/observium/observium/mibs/ceragon/
H A DCERAGON-MIB4623 (DCCR\DCCM\etc.). "
4680 instead of DCCR line communication. "
9740 "Transmit on the DCCR channel or terminate the DCCR channel."
/dports/audio/lenticular-lv2/lenticular_lv2-0.5.0-14-g14d8075/parasites/stmlib/third_party/STM/CMSIS/CM3_f4xx/
H A Dstm32f4xx.h1414 …__IO uint32_t DCCR; /*!< LTDC Layerx Default Color Configuration Register Ad… member
/dports/audio/lenticular-lv2/lenticular_lv2-0.5.0-14-g14d8075/eurorack/stmlib/third_party/STM/CMSIS/CM3_f4xx/
H A Dstm32f4xx.h1414 …__IO uint32_t DCCR; /*!< LTDC Layerx Default Color Configuration Register Ad… member
/dports/devel/binutils/binutils-2.37/cpu/
H A Dcris.cpu617 (DCCR 13)
/dports/lang/gnatdroid-binutils-x86/binutils-2.27/cpu/
H A Dcris.cpu617 (DCCR 13)

12