Home
last modified time | relevance | path

Searched refs:Get_Attribute_Designator (Results 1 – 12 of 12) sorted by relevance

/dports/cad/ghdl/ghdl-1.0.0/src/vhdl/
H A Dvhdl-post_sems.adb91 Attr_Decl := Get_Named_Entity (Get_Attribute_Designator (Spec));
H A Dvhdl-sem_specs.adb170 Attr_Decl := Get_Attribute_Designator (Spec);
293 Attr_Decl := Get_Named_Entity (Get_Attribute_Designator (Attr));
308 Get_Named_Entity (Get_Attribute_Designator
810 Name := Sem_Denoting_Name (Get_Attribute_Designator (Spec));
1004 if Get_Identifier (Get_Attribute_Designator (Decl))
1005 = Get_Identifier (Get_Attribute_Designator (Spec))
H A Dvhdl-ieee-vital_timing.adb186 or else (Get_Named_Entity (Get_Attribute_Designator (Decl))
1303 return Get_Named_Entity (Get_Attribute_Designator (Spec))
H A Dvhdl-prints.adb1818 (Ctxt, Get_Attribute_Designator (Get_Attribute_Specification (Attr)));
1863 Disp_Identifier (Ctxt, Get_Attribute_Designator (Attr));
H A Dvhdl-nodes.ads7586 function Get_Attribute_Designator (Target : Iir) return Iir; subprogspec
H A Dvhdl-nodes.adb2047 function Get_Attribute_Designator (Target : Iir) return Iir is subprogram
2053 end Get_Attribute_Designator;
H A Dvhdl-nodes_meta.adb6017 return Get_Attribute_Designator (N);
/dports/cad/ghdl/ghdl-1.0.0/src/vhdl/translate/
H A Dtrans-chap5.adb63 Get_Named_Entity (Get_Attribute_Designator (Spec));
/dports/cad/ghdl/ghdl-1.0.0/src/synth/
H A Dsynth-decls.adb641 Get_Named_Entity (Get_Attribute_Designator (Spec));
H A Dsynth-stmts.adb3641 (1 => +Get_Attribute_Designator (Spec)));
3648 (1 => +Get_Attribute_Designator (Spec)));
3690 Id := Get_Identifier (Get_Attribute_Designator (Spec));
/dports/cad/ghdl/ghdl-1.0.0/pyGHDL/libghdl/vhdl/
H A Dnodes.py1864 Get_Attribute_Designator = libghdl.vhdl__nodes__get_attribute_designator variable
/dports/cad/ghdl/ghdl-1.0.0/src/vhdl/simulate/
H A Dsimul-elaboration.adb2633 Get_Named_Entity (Get_Attribute_Designator (Decl));