Home
last modified time | relevance | path

Searched refs:Iir_In_Mode (Results 1 – 25 of 26) sorted by relevance

12

/dports/cad/ghdl/ghdl-1.0.0/src/vhdl/
H A Dvhdl-sem_assocs.adb221 when Iir_In_Mode =>
306 if Get_Mode (Formal_Inter) /= Iir_In_Mode then
436 (Iir_In_Mode =>
437 (Iir_In_Mode | Iir_Inout_Mode | Iir_Buffer_Mode => True,
452 (Iir_In_Mode =>
453 (Iir_In_Mode | Iir_Inout_Mode | Iir_Buffer_Mode => True,
469 (Iir_In_Mode =>
2110 and then Get_Mode (Inter) = Iir_In_Mode
2503 or else Get_Mode (Inter) = Iir_In_Mode)
2683 if Get_Mode (Inter) /= Iir_In_Mode
[all …]
H A Dvhdl-sem_utils.adb105 Set_Mode (Inter, Iir_In_Mode);
189 Set_Mode (Inter, Iir_In_Mode);
197 Set_Mode (Inter, Iir_In_Mode);
247 Set_Mode (Inter, Iir_In_Mode);
299 Set_Mode (Inter, Iir_In_Mode);
340 Set_Mode (Inter, Iir_In_Mode);
428 Set_Mode (Inter_Int, Iir_In_Mode);
H A Dvhdl-std_package.adb354 Set_Mode (Inter, Iir_In_Mode);
362 Set_Mode (Inter2, Iir_In_Mode);
388 Set_Mode (Inter, Iir_In_Mode);
H A Dvhdl-sem_stmts.adb231 Iir_In_Mode => True,
238 Iir_In_Mode => False,
913 when Iir_In_Mode =>
946 and then Get_Mode (Target_Object) = Iir_In_Mode
H A Dvhdl-sem_decls.adb373 if Get_Mode (Inter) /= Iir_In_Mode then
449 when Iir_In_Mode =>
1226 Set_Mode (Decl, Iir_In_Mode);
H A Dvhdl-disp_tree.adb230 when Iir_In_Mode =>
H A Dvhdl-parse.adb520 return Iir_In_Mode;
1726 Interface_Mode := Iir_In_Mode;
1730 Interface_Mode := Iir_In_Mode;
1731 elsif Interface_Mode /= Iir_In_Mode then
1733 Interface_Mode := Iir_In_Mode;
1738 Interface_Mode := Iir_In_Mode;
1739 when Iir_In_Mode
1747 Interface_Mode := Iir_In_Mode;
4203 Mode := Iir_In_Mode;
H A Dvhdl-sem.adb306 if Get_Mode (Formal_Base) = Iir_In_Mode then
581 if Get_Mode (Formal_Base) /= Iir_In_Mode then
2011 and then Get_Mode (Inter) /= Iir_In_Mode
H A Dvhdl-errors.adb1091 when Iir_In_Mode =>
H A Dvhdl-ieee-vital_timing.adb366 when Iir_In_Mode
H A Dvhdl-nodes.ads5186 Iir_In_Mode literal
5189 subtype Iir_In_Modes is Iir_Mode range Iir_Inout_Mode .. Iir_In_Mode;
5191 subtype Iir_Parameter_Modes is Iir_Mode range Iir_Out_Mode .. Iir_In_Mode;
H A Dvhdl-configuration.adb384 when Iir_In_Mode =>
H A Dvhdl-sem_expr.adb4345 when Iir_In_Mode
4383 when Iir_In_Mode =>
/dports/cad/ghdl/ghdl-1.0.0/src/vhdl/translate/
H A Dtrans_analyzes.adb155 and then Get_Mode (Formal) /= Iir_In_Mode
H A Dtrans-chap5.adb416 when Iir_In_Mode =>
H A Dtrans-chap8.adb2610 and then Get_Mode (Inter) /= Iir_In_Mode
3091 if Mode = Iir_In_Mode then
H A Dtrans-chap4.adb1537 when Iir_In_Mode =>
/dports/cad/ghdl/ghdl-1.0.0/src/synth/
H A Dsynth-files_operations.adb222 when Iir_In_Mode =>
H A Dsynth-disp_vhdl.adb494 if Get_Mode (Port) = Iir_In_Mode then
H A Dsynth-stmts.adb1521 when Iir_In_Mode =>
1719 when Iir_In_Mode =>
1792 if Is_Static (Val.Val) or else Get_Mode (Inter) = Iir_In_Mode
H A Dsynth-insts.adb63 when Iir_In_Mode =>
/dports/cad/ghdl/ghdl-1.0.0/src/vhdl/simulate/
H A Dsimul-file_operation.adb148 when Iir_In_Mode =>
H A Dsimul-simulation-main.adb827 when Iir_In_Mode =>
834 when Iir_In_Mode
H A Dsimul-execution.adb3630 if Mode = Iir_In_Mode then
3640 if Mode /= Iir_In_Mode then
3746 if Get_Mode (Inter) /= Iir_In_Mode
H A Dsimul-elaboration.adb185 when Iir_In_Mode =>

12