Home
last modified time | relevance | path

Searched refs:Iir_Linkage_Mode (Results 1 – 15 of 15) sorted by relevance

/dports/cad/ghdl/ghdl-1.0.0/src/vhdl/
H A Dvhdl-sem_assocs.adb431 subtype Iir_Known_Mode is Iir_Mode range Iir_Linkage_Mode .. Iir_In_Mode;
447 Iir_Linkage_Mode =>
464 Iir_Linkage_Mode =>
481 Iir_Linkage_Mode => (others => True));
2145 or else Get_Mode (Inter) = Iir_Linkage_Mode)
2153 or else Get_Mode (Inter) = Iir_Linkage_Mode)
2704 | Iir_Linkage_Mode
H A Dvhdl-disp_tree.adb222 when Iir_Linkage_Mode =>
H A Dvhdl-sem_stmts.adb235 Iir_Linkage_Mode => False);
242 Iir_Linkage_Mode => False);
924 when Iir_Linkage_Mode =>
H A Dvhdl-errors.adb1083 when Iir_Linkage_Mode =>
H A Dvhdl-sem_decls.adb363 if Get_Mode (Inter) = Iir_Linkage_Mode then
462 | Iir_Linkage_Mode =>
H A Dvhdl-ieee-vital_timing.adb250 if Get_Mode (Decl) = Iir_Linkage_Mode then
H A Dvhdl-configuration.adb400 | Iir_Linkage_Mode =>
H A Dvhdl-sem_expr.adb4366 when Iir_Linkage_Mode =>
4399 when Iir_Linkage_Mode =>
H A Dvhdl-nodes.ads5182 Iir_Linkage_Mode, literal
H A Dvhdl-parse.adb529 return Iir_Linkage_Mode;
1743 | Iir_Linkage_Mode
H A Dvhdl-prints.adb1116 when Iir_Linkage_Mode =>
/dports/cad/ghdl/ghdl-1.0.0/src/vhdl/simulate/
H A Dsimul-simulation-main.adb803 | Iir_Linkage_Mode =>
837 | Iir_Linkage_Mode =>
H A Dsimul-elaboration.adb173 when Iir_Linkage_Mode =>
/dports/cad/ghdl/ghdl-1.0.0/src/vhdl/translate/
H A Dtrans-chap5.adb422 | Iir_Linkage_Mode =>
/dports/cad/ghdl/ghdl-1.0.0/src/synth/
H A Dsynth-insts.adb70 when Iir_Linkage_Mode