Home
last modified time | relevance | path

Searched refs:OR_BI (Results 1 – 25 of 554) sorted by relevance

12345678910>>...23

/dports/emulators/qemu-utils/qemu-4.2.1/roms/u-boot-sam460ex/include/configs/
H A DNX823.h259 #define CONFIG_SYS_OR_TIMING_FLASH (OR_CSNT_SAM | OR_ACS_DIV1 | OR_BI | \
294 #define GPOUT_TIMING (OR_CSNT_SAM | OR_TRLX | OR_BI)
303 #define CONFIG_SYS_OR4_PRELIM (NX823_IO_OR_AM | QUART_TIMING | OR_BI)
311 #define CONFIG_SYS_OR5_PRELIM (NX823_IO_OR_AM | VIDAC_TIMING | OR_BI)
320 #define CONFIG_SYS_OR6_PRELIM (NX823_IO_OR_AM | CPLD_TIMING | OR_BI)
328 #define CONFIG_SYS_OR7_PRELIM (0xFF000000 | OR_BI | OR_SETA)
H A Dpcu_e.h388 #define CONFIG_SYS_OR0_REMAP ( CONFIG_SYS_REMAP_OR_AM | OR_ACS_DIV1 | OR_BI | \
390 #define CONFIG_SYS_OR0_PRELIM (CONFIG_SYS_PRELIM_OR_AM | OR_ACS_DIV1 | OR_BI | \
434 #define CAN_CTRLR_TIMING (OR_BI | OR_SCY_8_CLK | OR_SETA | OR_EHTR)
459 #define PUMA_CONF_READ_TIMING (OR_G5LA | OR_BI | OR_SCY_3_CLK)
482 #define PUMA_SMA8_TIMING (OR_BI | OR_SCY_0_CLK | OR_EHTR)
498 #define PUMA_SMA16_TIMING (OR_BI | OR_SCY_0_CLK | OR_EHTR)
514 #define PUMA_FLASH_TIMING (OR_BI | OR_SCY_0_CLK | OR_EHTR)
H A DCCM.h356 #define CONFIG_SYS_OR_TIMING_FLASH (OR_CSNT_SAM | OR_ACS_DIV2 | OR_BI | \
386 #define CONFIG_SYS_OR3_CAN (CONFIG_SYS_CAN_OR_AM | OR_G5LA | OR_BI)
405 #define PUMA_CONF_READ_TIMING (OR_G5LA | OR_BI | OR_SCY_2_CLK)
423 #define PUMA_SMA8_TIMING (OR_BI | OR_SCY_0_CLK | OR_EHTR)
434 #define PUMA_SMA16_TIMING (OR_BI | OR_SCY_0_CLK | OR_EHTR)
445 #define PUMA_FLASH_TIMING (OR_BI | OR_SCY_0_CLK | OR_EHTR)
H A DIVML24.h362 #define CONFIG_SYS_OR0_REMAP ( CONFIG_SYS_REMAP_OR_AM | OR_ACS_DIV4 | OR_BI | \
364 #define CONFIG_SYS_OR0_PRELIM (CONFIG_SYS_PRELIM_OR_AM | OR_ACS_DIV4 | OR_BI | \
378 #define CONFIG_SYS_OR1 (ELIC_SACCO_OR_AM | OR_CSNT_SAM | OR_ACS_DIV2 | OR_BI | \
391 #define CONFIG_SYS_OR2 (ELIC_EPIC_OR_AM | OR_CSNT_SAM | OR_ACS_DIV2 | OR_BI | \
418 #define CONFIG_SYS_OR4 (HDLC_ADDR_OR_AM | OR_BI | HDLC_ADDR_TIMING)
430 #define CONFIG_SYS_OR5 (SHARC_OR_AM | OR_ACS_DIV2 | OR_BI | SHARC_TIMING )
/dports/emulators/qemu5/qemu-5.2.0/roms/u-boot-sam460ex/include/configs/
H A DNX823.h259 #define CONFIG_SYS_OR_TIMING_FLASH (OR_CSNT_SAM | OR_ACS_DIV1 | OR_BI | \
294 #define GPOUT_TIMING (OR_CSNT_SAM | OR_TRLX | OR_BI)
303 #define CONFIG_SYS_OR4_PRELIM (NX823_IO_OR_AM | QUART_TIMING | OR_BI)
311 #define CONFIG_SYS_OR5_PRELIM (NX823_IO_OR_AM | VIDAC_TIMING | OR_BI)
320 #define CONFIG_SYS_OR6_PRELIM (NX823_IO_OR_AM | CPLD_TIMING | OR_BI)
328 #define CONFIG_SYS_OR7_PRELIM (0xFF000000 | OR_BI | OR_SETA)
H A Dpcu_e.h388 #define CONFIG_SYS_OR0_REMAP ( CONFIG_SYS_REMAP_OR_AM | OR_ACS_DIV1 | OR_BI | \
390 #define CONFIG_SYS_OR0_PRELIM (CONFIG_SYS_PRELIM_OR_AM | OR_ACS_DIV1 | OR_BI | \
434 #define CAN_CTRLR_TIMING (OR_BI | OR_SCY_8_CLK | OR_SETA | OR_EHTR)
459 #define PUMA_CONF_READ_TIMING (OR_G5LA | OR_BI | OR_SCY_3_CLK)
482 #define PUMA_SMA8_TIMING (OR_BI | OR_SCY_0_CLK | OR_EHTR)
498 #define PUMA_SMA16_TIMING (OR_BI | OR_SCY_0_CLK | OR_EHTR)
514 #define PUMA_FLASH_TIMING (OR_BI | OR_SCY_0_CLK | OR_EHTR)
H A DCCM.h356 #define CONFIG_SYS_OR_TIMING_FLASH (OR_CSNT_SAM | OR_ACS_DIV2 | OR_BI | \
386 #define CONFIG_SYS_OR3_CAN (CONFIG_SYS_CAN_OR_AM | OR_G5LA | OR_BI)
405 #define PUMA_CONF_READ_TIMING (OR_G5LA | OR_BI | OR_SCY_2_CLK)
423 #define PUMA_SMA8_TIMING (OR_BI | OR_SCY_0_CLK | OR_EHTR)
434 #define PUMA_SMA16_TIMING (OR_BI | OR_SCY_0_CLK | OR_EHTR)
445 #define PUMA_FLASH_TIMING (OR_BI | OR_SCY_0_CLK | OR_EHTR)
H A DIVML24.h362 #define CONFIG_SYS_OR0_REMAP ( CONFIG_SYS_REMAP_OR_AM | OR_ACS_DIV4 | OR_BI | \
364 #define CONFIG_SYS_OR0_PRELIM (CONFIG_SYS_PRELIM_OR_AM | OR_ACS_DIV4 | OR_BI | \
378 #define CONFIG_SYS_OR1 (ELIC_SACCO_OR_AM | OR_CSNT_SAM | OR_ACS_DIV2 | OR_BI | \
391 #define CONFIG_SYS_OR2 (ELIC_EPIC_OR_AM | OR_CSNT_SAM | OR_ACS_DIV2 | OR_BI | \
418 #define CONFIG_SYS_OR4 (HDLC_ADDR_OR_AM | OR_BI | HDLC_ADDR_TIMING)
430 #define CONFIG_SYS_OR5 (SHARC_OR_AM | OR_ACS_DIV2 | OR_BI | SHARC_TIMING )
/dports/emulators/qemu-guest-agent/qemu-5.0.1/roms/u-boot-sam460ex/include/configs/
H A DNX823.h259 #define CONFIG_SYS_OR_TIMING_FLASH (OR_CSNT_SAM | OR_ACS_DIV1 | OR_BI | \
294 #define GPOUT_TIMING (OR_CSNT_SAM | OR_TRLX | OR_BI)
303 #define CONFIG_SYS_OR4_PRELIM (NX823_IO_OR_AM | QUART_TIMING | OR_BI)
311 #define CONFIG_SYS_OR5_PRELIM (NX823_IO_OR_AM | VIDAC_TIMING | OR_BI)
320 #define CONFIG_SYS_OR6_PRELIM (NX823_IO_OR_AM | CPLD_TIMING | OR_BI)
328 #define CONFIG_SYS_OR7_PRELIM (0xFF000000 | OR_BI | OR_SETA)
H A Dpcu_e.h388 #define CONFIG_SYS_OR0_REMAP ( CONFIG_SYS_REMAP_OR_AM | OR_ACS_DIV1 | OR_BI | \
390 #define CONFIG_SYS_OR0_PRELIM (CONFIG_SYS_PRELIM_OR_AM | OR_ACS_DIV1 | OR_BI | \
434 #define CAN_CTRLR_TIMING (OR_BI | OR_SCY_8_CLK | OR_SETA | OR_EHTR)
459 #define PUMA_CONF_READ_TIMING (OR_G5LA | OR_BI | OR_SCY_3_CLK)
482 #define PUMA_SMA8_TIMING (OR_BI | OR_SCY_0_CLK | OR_EHTR)
498 #define PUMA_SMA16_TIMING (OR_BI | OR_SCY_0_CLK | OR_EHTR)
514 #define PUMA_FLASH_TIMING (OR_BI | OR_SCY_0_CLK | OR_EHTR)
H A DCCM.h356 #define CONFIG_SYS_OR_TIMING_FLASH (OR_CSNT_SAM | OR_ACS_DIV2 | OR_BI | \
386 #define CONFIG_SYS_OR3_CAN (CONFIG_SYS_CAN_OR_AM | OR_G5LA | OR_BI)
405 #define PUMA_CONF_READ_TIMING (OR_G5LA | OR_BI | OR_SCY_2_CLK)
423 #define PUMA_SMA8_TIMING (OR_BI | OR_SCY_0_CLK | OR_EHTR)
434 #define PUMA_SMA16_TIMING (OR_BI | OR_SCY_0_CLK | OR_EHTR)
445 #define PUMA_FLASH_TIMING (OR_BI | OR_SCY_0_CLK | OR_EHTR)
/dports/emulators/qemu-powernv/qemu-powernv-3.0.50/roms/u-boot-sam460ex/include/configs/
H A DNX823.h259 #define CONFIG_SYS_OR_TIMING_FLASH (OR_CSNT_SAM | OR_ACS_DIV1 | OR_BI | \
294 #define GPOUT_TIMING (OR_CSNT_SAM | OR_TRLX | OR_BI)
303 #define CONFIG_SYS_OR4_PRELIM (NX823_IO_OR_AM | QUART_TIMING | OR_BI)
311 #define CONFIG_SYS_OR5_PRELIM (NX823_IO_OR_AM | VIDAC_TIMING | OR_BI)
320 #define CONFIG_SYS_OR6_PRELIM (NX823_IO_OR_AM | CPLD_TIMING | OR_BI)
328 #define CONFIG_SYS_OR7_PRELIM (0xFF000000 | OR_BI | OR_SETA)
H A Dpcu_e.h388 #define CONFIG_SYS_OR0_REMAP ( CONFIG_SYS_REMAP_OR_AM | OR_ACS_DIV1 | OR_BI | \
390 #define CONFIG_SYS_OR0_PRELIM (CONFIG_SYS_PRELIM_OR_AM | OR_ACS_DIV1 | OR_BI | \
434 #define CAN_CTRLR_TIMING (OR_BI | OR_SCY_8_CLK | OR_SETA | OR_EHTR)
459 #define PUMA_CONF_READ_TIMING (OR_G5LA | OR_BI | OR_SCY_3_CLK)
482 #define PUMA_SMA8_TIMING (OR_BI | OR_SCY_0_CLK | OR_EHTR)
498 #define PUMA_SMA16_TIMING (OR_BI | OR_SCY_0_CLK | OR_EHTR)
514 #define PUMA_FLASH_TIMING (OR_BI | OR_SCY_0_CLK | OR_EHTR)
H A DCCM.h356 #define CONFIG_SYS_OR_TIMING_FLASH (OR_CSNT_SAM | OR_ACS_DIV2 | OR_BI | \
386 #define CONFIG_SYS_OR3_CAN (CONFIG_SYS_CAN_OR_AM | OR_G5LA | OR_BI)
405 #define PUMA_CONF_READ_TIMING (OR_G5LA | OR_BI | OR_SCY_2_CLK)
423 #define PUMA_SMA8_TIMING (OR_BI | OR_SCY_0_CLK | OR_EHTR)
434 #define PUMA_SMA16_TIMING (OR_BI | OR_SCY_0_CLK | OR_EHTR)
445 #define PUMA_FLASH_TIMING (OR_BI | OR_SCY_0_CLK | OR_EHTR)
H A DIVML24.h362 #define CONFIG_SYS_OR0_REMAP ( CONFIG_SYS_REMAP_OR_AM | OR_ACS_DIV4 | OR_BI | \
364 #define CONFIG_SYS_OR0_PRELIM (CONFIG_SYS_PRELIM_OR_AM | OR_ACS_DIV4 | OR_BI | \
378 #define CONFIG_SYS_OR1 (ELIC_SACCO_OR_AM | OR_CSNT_SAM | OR_ACS_DIV2 | OR_BI | \
391 #define CONFIG_SYS_OR2 (ELIC_EPIC_OR_AM | OR_CSNT_SAM | OR_ACS_DIV2 | OR_BI | \
418 #define CONFIG_SYS_OR4 (HDLC_ADDR_OR_AM | OR_BI | HDLC_ADDR_TIMING)
430 #define CONFIG_SYS_OR5 (SHARC_OR_AM | OR_ACS_DIV2 | OR_BI | SHARC_TIMING )
/dports/emulators/qemu42/qemu-4.2.1/roms/u-boot-sam460ex/include/configs/
H A DNX823.h259 #define CONFIG_SYS_OR_TIMING_FLASH (OR_CSNT_SAM | OR_ACS_DIV1 | OR_BI | \
294 #define GPOUT_TIMING (OR_CSNT_SAM | OR_TRLX | OR_BI)
303 #define CONFIG_SYS_OR4_PRELIM (NX823_IO_OR_AM | QUART_TIMING | OR_BI)
311 #define CONFIG_SYS_OR5_PRELIM (NX823_IO_OR_AM | VIDAC_TIMING | OR_BI)
320 #define CONFIG_SYS_OR6_PRELIM (NX823_IO_OR_AM | CPLD_TIMING | OR_BI)
328 #define CONFIG_SYS_OR7_PRELIM (0xFF000000 | OR_BI | OR_SETA)
H A Dpcu_e.h388 #define CONFIG_SYS_OR0_REMAP ( CONFIG_SYS_REMAP_OR_AM | OR_ACS_DIV1 | OR_BI | \
390 #define CONFIG_SYS_OR0_PRELIM (CONFIG_SYS_PRELIM_OR_AM | OR_ACS_DIV1 | OR_BI | \
434 #define CAN_CTRLR_TIMING (OR_BI | OR_SCY_8_CLK | OR_SETA | OR_EHTR)
459 #define PUMA_CONF_READ_TIMING (OR_G5LA | OR_BI | OR_SCY_3_CLK)
482 #define PUMA_SMA8_TIMING (OR_BI | OR_SCY_0_CLK | OR_EHTR)
498 #define PUMA_SMA16_TIMING (OR_BI | OR_SCY_0_CLK | OR_EHTR)
514 #define PUMA_FLASH_TIMING (OR_BI | OR_SCY_0_CLK | OR_EHTR)
H A DCCM.h356 #define CONFIG_SYS_OR_TIMING_FLASH (OR_CSNT_SAM | OR_ACS_DIV2 | OR_BI | \
386 #define CONFIG_SYS_OR3_CAN (CONFIG_SYS_CAN_OR_AM | OR_G5LA | OR_BI)
405 #define PUMA_CONF_READ_TIMING (OR_G5LA | OR_BI | OR_SCY_2_CLK)
423 #define PUMA_SMA8_TIMING (OR_BI | OR_SCY_0_CLK | OR_EHTR)
434 #define PUMA_SMA16_TIMING (OR_BI | OR_SCY_0_CLK | OR_EHTR)
445 #define PUMA_FLASH_TIMING (OR_BI | OR_SCY_0_CLK | OR_EHTR)
H A DIVML24.h362 #define CONFIG_SYS_OR0_REMAP ( CONFIG_SYS_REMAP_OR_AM | OR_ACS_DIV4 | OR_BI | \
364 #define CONFIG_SYS_OR0_PRELIM (CONFIG_SYS_PRELIM_OR_AM | OR_ACS_DIV4 | OR_BI | \
378 #define CONFIG_SYS_OR1 (ELIC_SACCO_OR_AM | OR_CSNT_SAM | OR_ACS_DIV2 | OR_BI | \
391 #define CONFIG_SYS_OR2 (ELIC_EPIC_OR_AM | OR_CSNT_SAM | OR_ACS_DIV2 | OR_BI | \
418 #define CONFIG_SYS_OR4 (HDLC_ADDR_OR_AM | OR_BI | HDLC_ADDR_TIMING)
430 #define CONFIG_SYS_OR5 (SHARC_OR_AM | OR_ACS_DIV2 | OR_BI | SHARC_TIMING )
/dports/emulators/qemu/qemu-6.2.0/roms/u-boot-sam460ex/include/configs/
H A DNX823.h259 #define CONFIG_SYS_OR_TIMING_FLASH (OR_CSNT_SAM | OR_ACS_DIV1 | OR_BI | \
294 #define GPOUT_TIMING (OR_CSNT_SAM | OR_TRLX | OR_BI)
303 #define CONFIG_SYS_OR4_PRELIM (NX823_IO_OR_AM | QUART_TIMING | OR_BI)
311 #define CONFIG_SYS_OR5_PRELIM (NX823_IO_OR_AM | VIDAC_TIMING | OR_BI)
320 #define CONFIG_SYS_OR6_PRELIM (NX823_IO_OR_AM | CPLD_TIMING | OR_BI)
328 #define CONFIG_SYS_OR7_PRELIM (0xFF000000 | OR_BI | OR_SETA)
H A Dpcu_e.h388 #define CONFIG_SYS_OR0_REMAP ( CONFIG_SYS_REMAP_OR_AM | OR_ACS_DIV1 | OR_BI | \
390 #define CONFIG_SYS_OR0_PRELIM (CONFIG_SYS_PRELIM_OR_AM | OR_ACS_DIV1 | OR_BI | \
434 #define CAN_CTRLR_TIMING (OR_BI | OR_SCY_8_CLK | OR_SETA | OR_EHTR)
459 #define PUMA_CONF_READ_TIMING (OR_G5LA | OR_BI | OR_SCY_3_CLK)
482 #define PUMA_SMA8_TIMING (OR_BI | OR_SCY_0_CLK | OR_EHTR)
498 #define PUMA_SMA16_TIMING (OR_BI | OR_SCY_0_CLK | OR_EHTR)
514 #define PUMA_FLASH_TIMING (OR_BI | OR_SCY_0_CLK | OR_EHTR)
H A DCCM.h356 #define CONFIG_SYS_OR_TIMING_FLASH (OR_CSNT_SAM | OR_ACS_DIV2 | OR_BI | \
386 #define CONFIG_SYS_OR3_CAN (CONFIG_SYS_CAN_OR_AM | OR_G5LA | OR_BI)
405 #define PUMA_CONF_READ_TIMING (OR_G5LA | OR_BI | OR_SCY_2_CLK)
423 #define PUMA_SMA8_TIMING (OR_BI | OR_SCY_0_CLK | OR_EHTR)
434 #define PUMA_SMA16_TIMING (OR_BI | OR_SCY_0_CLK | OR_EHTR)
445 #define PUMA_FLASH_TIMING (OR_BI | OR_SCY_0_CLK | OR_EHTR)
/dports/emulators/qemu60/qemu-6.0.0/roms/u-boot-sam460ex/include/configs/
H A DNX823.h259 #define CONFIG_SYS_OR_TIMING_FLASH (OR_CSNT_SAM | OR_ACS_DIV1 | OR_BI | \
294 #define GPOUT_TIMING (OR_CSNT_SAM | OR_TRLX | OR_BI)
303 #define CONFIG_SYS_OR4_PRELIM (NX823_IO_OR_AM | QUART_TIMING | OR_BI)
311 #define CONFIG_SYS_OR5_PRELIM (NX823_IO_OR_AM | VIDAC_TIMING | OR_BI)
320 #define CONFIG_SYS_OR6_PRELIM (NX823_IO_OR_AM | CPLD_TIMING | OR_BI)
328 #define CONFIG_SYS_OR7_PRELIM (0xFF000000 | OR_BI | OR_SETA)
H A Dpcu_e.h388 #define CONFIG_SYS_OR0_REMAP ( CONFIG_SYS_REMAP_OR_AM | OR_ACS_DIV1 | OR_BI | \
390 #define CONFIG_SYS_OR0_PRELIM (CONFIG_SYS_PRELIM_OR_AM | OR_ACS_DIV1 | OR_BI | \
434 #define CAN_CTRLR_TIMING (OR_BI | OR_SCY_8_CLK | OR_SETA | OR_EHTR)
459 #define PUMA_CONF_READ_TIMING (OR_G5LA | OR_BI | OR_SCY_3_CLK)
482 #define PUMA_SMA8_TIMING (OR_BI | OR_SCY_0_CLK | OR_EHTR)
498 #define PUMA_SMA16_TIMING (OR_BI | OR_SCY_0_CLK | OR_EHTR)
514 #define PUMA_FLASH_TIMING (OR_BI | OR_SCY_0_CLK | OR_EHTR)
H A DCCM.h356 #define CONFIG_SYS_OR_TIMING_FLASH (OR_CSNT_SAM | OR_ACS_DIV2 | OR_BI | \
386 #define CONFIG_SYS_OR3_CAN (CONFIG_SYS_CAN_OR_AM | OR_G5LA | OR_BI)
405 #define PUMA_CONF_READ_TIMING (OR_G5LA | OR_BI | OR_SCY_2_CLK)
423 #define PUMA_SMA8_TIMING (OR_BI | OR_SCY_0_CLK | OR_EHTR)
434 #define PUMA_SMA16_TIMING (OR_BI | OR_SCY_0_CLK | OR_EHTR)
445 #define PUMA_FLASH_TIMING (OR_BI | OR_SCY_0_CLK | OR_EHTR)

12345678910>>...23