Home
last modified time | relevance | path

Searched refs:PB2CR (Results 1 – 25 of 60) sorted by relevance

123

/dports/sysutils/u-boot-utilite/u-boot-2015.07/board/amcc/ebony/
H A Debony.c43 mtebc(PB2CR, 0xff858000); /* BAS=0xff8 4MB R/W 8-bit */ in board_early_init_f()
51 mtebc(PB2CR, 0xff818000); /* BAS=0xff8 4MB R/W 8-bit */ in board_early_init_f()
/dports/sysutils/u-boot-utilite/u-boot-2015.07/board/amcc/acadia/
H A Dmemory.c59 mtebc(PB2CR, 0x020BC000); in initdram()
/dports/sysutils/u-boot-utilite/u-boot-2015.07/board/amcc/luan/
H A Dluan.c34 mtebc( PB2CR, 0xff838000 ); /* ebc0_b2cr, 2MB at 0xff800000 CS2 */ in board_early_init_f()
/dports/sysutils/u-boot-utilite/u-boot-2015.07/board/prodrive/p3p440/
H A Dp3p440.c143 mtebc(PB2CR, 0); /* disable cs */ in misc_init_r()
/dports/sysutils/u-boot-utilite/u-boot-2015.07/board/csb472/
H A Dinit.S119 WDCR_EBC(PB2CR, 0)
/dports/sysutils/u-boot-utilite/u-boot-2015.07/board/csb272/
H A Dinit.S115 WDCR_EBC(PB2CR, 0xf045a000)
/dports/sysutils/u-boot-utilite/u-boot-2015.07/board/amcc/taishan/
H A Dtaishan.c76 mtebc(PB2CR, EBC_BXCR_BAS_ENCODE(0x42000000) | in board_early_init_f()
/dports/emulators/qemu5/qemu-5.2.0/roms/u-boot-sam460ex/arch/powerpc/include/asm/
H A Dppc4xx.h124 #define PB2CR 0x02 /* periph bank 2 config reg */ macro
/dports/emulators/qemu-guest-agent/qemu-5.0.1/roms/u-boot-sam460ex/arch/powerpc/include/asm/
H A Dppc4xx.h124 #define PB2CR 0x02 /* periph bank 2 config reg */ macro
/dports/emulators/qemu-powernv/qemu-powernv-3.0.50/roms/u-boot-sam460ex/arch/powerpc/include/asm/
H A Dppc4xx.h124 #define PB2CR 0x02 /* periph bank 2 config reg */ macro
/dports/emulators/qemu42/qemu-4.2.1/roms/u-boot-sam460ex/arch/powerpc/include/asm/
H A Dppc4xx.h124 #define PB2CR 0x02 /* periph bank 2 config reg */ macro
/dports/emulators/qemu-utils/qemu-4.2.1/roms/u-boot-sam460ex/arch/powerpc/include/asm/
H A Dppc4xx.h124 #define PB2CR 0x02 /* periph bank 2 config reg */ macro
/dports/emulators/qemu/qemu-6.2.0/roms/u-boot-sam460ex/arch/powerpc/include/asm/
H A Dppc4xx.h124 #define PB2CR 0x02 /* periph bank 2 config reg */ macro
/dports/sysutils/u-boot-utilite/u-boot-2015.07/arch/powerpc/include/asm/
H A Dppc4xx.h90 #define PB2CR 0x02 /* periph bank 2 config reg */ macro
/dports/sysutils/u-boot-utilite/u-boot-2015.07/board/mpl/pip405/
H A Dinit.S120 addi r4,0,PB2CR
/dports/sysutils/u-boot-utilite/u-boot-2015.07/board/mpl/mip405/
H A Dinit.S123 addi r4,0,PB2CR
/dports/emulators/qemu60/qemu-6.0.0/roms/u-boot-sam460ex/arch/powerpc/include/asm/
H A Dppc4xx.h124 #define PB2CR 0x02 /* periph bank 2 config reg */ macro
/dports/sysutils/u-boot-utilite/u-boot-2015.07/board/amcc/redwood/
H A Dredwood.c391 mtebc(PB2CR, ebc0_cs2_bxcr_value); in early_reinit_EBC()
/dports/sysutils/u-boot-utilite/u-boot-2015.07/board/amcc/ocotea/
H A Docotea.c115 mtebc(PB2CR, EBC_BXCR_BAS_ENCODE(cs2_base)| in board_early_init_f()
/dports/sysutils/u-boot-utilite/u-boot-2015.07/board/amcc/yucca/
H A Dyucca.c322 mtebc(PB2CR, ebc0_cs2_bxcr_value); in board_early_init_f()
/dports/emulators/qemu-utils/qemu-4.2.1/roms/u-boot-sam460ex/arch/powerpc/cpu/ppc4xx/
H A Dcpu_init.c273 mtebc(PB2CR, CONFIG_SYS_EBC_PB2CR); in cpu_init_f()
/dports/emulators/qemu5/qemu-5.2.0/roms/u-boot-sam460ex/arch/powerpc/cpu/ppc4xx/
H A Dcpu_init.c273 mtebc(PB2CR, CONFIG_SYS_EBC_PB2CR); in cpu_init_f()
/dports/emulators/qemu-powernv/qemu-powernv-3.0.50/roms/u-boot-sam460ex/arch/powerpc/cpu/ppc4xx/
H A Dcpu_init.c273 mtebc(PB2CR, CONFIG_SYS_EBC_PB2CR); in cpu_init_f()
/dports/emulators/qemu42/qemu-4.2.1/roms/u-boot-sam460ex/arch/powerpc/cpu/ppc4xx/
H A Dcpu_init.c273 mtebc(PB2CR, CONFIG_SYS_EBC_PB2CR); in cpu_init_f()
/dports/emulators/qemu-guest-agent/qemu-5.0.1/roms/u-boot-sam460ex/arch/powerpc/cpu/ppc4xx/
H A Dcpu_init.c273 mtebc(PB2CR, CONFIG_SYS_EBC_PB2CR); in cpu_init_f()

123