Home
last modified time | relevance | path

Searched refs:PFCNTR1 (Results 1 – 25 of 71) sorted by relevance

123

/dports/sysutils/u-boot-utilite/u-boot-2015.07/arch/blackfin/include/asm/mach-common/
H A DADSP-EDN-core_def.h145 #define PFCNTR1 0xFFE08104 macro
H A DADSP-EDN-core_cdef.h273 #define bfin_read_PFCNTR1() bfin_read32(PFCNTR1)
274 #define bfin_write_PFCNTR1(val) bfin_write32(PFCNTR1, val)
/dports/emulators/qemu-utils/qemu-4.2.1/roms/u-boot-sam460ex/arch/blackfin/include/asm/mach-bf561/
H A DBF561_def.h139 #define PFCNTR1 0xFFE08104 macro
H A DBF561_cdef.h391 #define pPFCNTR1 ((uint32_t volatile *)PFCNTR1)
392 #define bfin_read_PFCNTR1() bfin_read32(PFCNTR1)
393 #define bfin_write_PFCNTR1(val) bfin_write32(PFCNTR1, val)
/dports/emulators/qemu5/qemu-5.2.0/roms/u-boot-sam460ex/arch/blackfin/include/asm/mach-bf561/
H A DBF561_def.h139 #define PFCNTR1 0xFFE08104 macro
H A DBF561_cdef.h391 #define pPFCNTR1 ((uint32_t volatile *)PFCNTR1)
392 #define bfin_read_PFCNTR1() bfin_read32(PFCNTR1)
393 #define bfin_write_PFCNTR1(val) bfin_write32(PFCNTR1, val)
/dports/emulators/qemu-powernv/qemu-powernv-3.0.50/roms/u-boot-sam460ex/arch/blackfin/include/asm/mach-bf561/
H A DBF561_def.h139 #define PFCNTR1 0xFFE08104 macro
H A DBF561_cdef.h391 #define pPFCNTR1 ((uint32_t volatile *)PFCNTR1)
392 #define bfin_read_PFCNTR1() bfin_read32(PFCNTR1)
393 #define bfin_write_PFCNTR1(val) bfin_write32(PFCNTR1, val)
/dports/emulators/qemu42/qemu-4.2.1/roms/u-boot-sam460ex/arch/blackfin/include/asm/mach-bf561/
H A DBF561_def.h139 #define PFCNTR1 0xFFE08104 macro
H A DBF561_cdef.h391 #define pPFCNTR1 ((uint32_t volatile *)PFCNTR1)
392 #define bfin_read_PFCNTR1() bfin_read32(PFCNTR1)
393 #define bfin_write_PFCNTR1(val) bfin_write32(PFCNTR1, val)
/dports/emulators/qemu-guest-agent/qemu-5.0.1/roms/u-boot-sam460ex/arch/blackfin/include/asm/mach-bf561/
H A DBF561_def.h139 #define PFCNTR1 0xFFE08104 macro
H A DBF561_cdef.h391 #define pPFCNTR1 ((uint32_t volatile *)PFCNTR1)
392 #define bfin_read_PFCNTR1() bfin_read32(PFCNTR1)
393 #define bfin_write_PFCNTR1(val) bfin_write32(PFCNTR1, val)
/dports/emulators/qemu/qemu-6.2.0/roms/u-boot-sam460ex/arch/blackfin/include/asm/mach-bf561/
H A DBF561_def.h139 #define PFCNTR1 0xFFE08104 macro
H A DBF561_cdef.h391 #define pPFCNTR1 ((uint32_t volatile *)PFCNTR1)
392 #define bfin_read_PFCNTR1() bfin_read32(PFCNTR1)
393 #define bfin_write_PFCNTR1(val) bfin_write32(PFCNTR1, val)
/dports/emulators/qemu60/qemu-6.0.0/roms/u-boot-sam460ex/arch/blackfin/include/asm/mach-bf561/
H A DBF561_def.h139 #define PFCNTR1 0xFFE08104 macro
H A DBF561_cdef.h391 #define pPFCNTR1 ((uint32_t volatile *)PFCNTR1)
392 #define bfin_read_PFCNTR1() bfin_read32(PFCNTR1)
393 #define bfin_write_PFCNTR1(val) bfin_write32(PFCNTR1, val)
/dports/devel/arm-none-eabi-newlib/newlib-2.4.0/libgloss/bfin/include/
H A Dcdef_LPBlackfin.h183 #define pPFCNTR1 ((volatile unsigned long *)PFCNTR1)
H A Dcdefblackfin.h183 #define pPFCNTR1 ((volatile unsigned long *)PFCNTR1)
H A Ddef_LPBlackfin.h298 #define PFCNTR1 0xFFE08104 /* Performance Monitor Counter Register 1 */ macro
H A Ddefblackfin.h319 #define PFCNTR1 0xFFE08104 /* Performance Monitor Counter Register 1 */ macro
/dports/emulators/qemu-utils/qemu-4.2.1/roms/u-boot-sam460ex/arch/blackfin/include/asm/mach-bf527/
H A DADSP-EDN-BF52x-extended_def.h505 #define PFCNTR1 0xFFE08104 macro
/dports/emulators/qemu5/qemu-5.2.0/roms/u-boot-sam460ex/arch/blackfin/include/asm/mach-bf527/
H A DADSP-EDN-BF52x-extended_def.h505 #define PFCNTR1 0xFFE08104 macro
/dports/emulators/qemu-guest-agent/qemu-5.0.1/roms/u-boot-sam460ex/arch/blackfin/include/asm/mach-bf527/
H A DADSP-EDN-BF52x-extended_def.h505 #define PFCNTR1 0xFFE08104 macro
/dports/emulators/qemu-powernv/qemu-powernv-3.0.50/roms/u-boot-sam460ex/arch/blackfin/include/asm/mach-bf527/
H A DADSP-EDN-BF52x-extended_def.h505 #define PFCNTR1 0xFFE08104 macro
/dports/emulators/qemu42/qemu-4.2.1/roms/u-boot-sam460ex/arch/blackfin/include/asm/mach-bf527/
H A DADSP-EDN-BF52x-extended_def.h505 #define PFCNTR1 0xFFE08104 macro

123