Searched refs:PL111_REG_LCD_TIMING_3 (Results 1 – 20 of 20) sorted by relevance
/dports/sysutils/uefi-edk2-bhyve-csm/uefi-edk2-aa8d718/ArmPlatformPkg/Drivers/LcdGraphicsOutputDxe/ |
H A D | PL111Lcd.c | 84 MmioWrite32 (PL111_REG_LCD_TIMING_3, 0); in LcdSetMode()
|
/dports/emulators/qemu60/qemu-6.0.0/roms/edk2/ArmPlatformPkg/Library/PL111Lcd/ |
H A D | PL111Lcd.c | 143 MmioWrite32 (PL111_REG_LCD_TIMING_3, 0); in LcdSetMode()
|
H A D | PL111Lcd.h | 22 #define PL111_REG_LCD_TIMING_3 ((UINTN)PcdGet32 (PcdPL111LcdBase) + 0x00C) macro
|
/dports/emulators/qemu42/qemu-4.2.1/roms/edk2/ArmPlatformPkg/Library/PL111Lcd/ |
H A D | PL111Lcd.c | 143 MmioWrite32 (PL111_REG_LCD_TIMING_3, 0); in LcdSetMode()
|
H A D | PL111Lcd.h | 22 #define PL111_REG_LCD_TIMING_3 ((UINTN)PcdGet32 (PcdPL111LcdBase) + 0x00C) macro
|
/dports/emulators/qemu/qemu-6.2.0/roms/edk2/ArmPlatformPkg/Library/PL111Lcd/ |
H A D | PL111Lcd.c | 143 MmioWrite32 (PL111_REG_LCD_TIMING_3, 0); in LcdSetMode()
|
H A D | PL111Lcd.h | 22 #define PL111_REG_LCD_TIMING_3 ((UINTN)PcdGet32 (PcdPL111LcdBase) + 0x00C) macro
|
/dports/emulators/qemu-utils/qemu-4.2.1/roms/edk2/ArmPlatformPkg/Library/PL111Lcd/ |
H A D | PL111Lcd.c | 143 MmioWrite32 (PL111_REG_LCD_TIMING_3, 0); in LcdSetMode()
|
H A D | PL111Lcd.h | 22 #define PL111_REG_LCD_TIMING_3 ((UINTN)PcdGet32 (PcdPL111LcdBase) + 0x00C) macro
|
/dports/emulators/qemu5/qemu-5.2.0/roms/edk2/ArmPlatformPkg/Library/PL111Lcd/ |
H A D | PL111Lcd.c | 143 MmioWrite32 (PL111_REG_LCD_TIMING_3, 0); in LcdSetMode()
|
H A D | PL111Lcd.h | 22 #define PL111_REG_LCD_TIMING_3 ((UINTN)PcdGet32 (PcdPL111LcdBase) + 0x00C) macro
|
/dports/sysutils/uefi-edk2-qemu/edk2-edk2-stable201911/ArmPlatformPkg/Library/PL111Lcd/ |
H A D | PL111Lcd.c | 143 MmioWrite32 (PL111_REG_LCD_TIMING_3, 0); in LcdSetMode()
|
H A D | PL111Lcd.h | 22 #define PL111_REG_LCD_TIMING_3 ((UINTN)PcdGet32 (PcdPL111LcdBase) + 0x00C) macro
|
/dports/sysutils/uefi-edk2-bhyve/edk2-edk2-stable202102/ArmPlatformPkg/Library/PL111Lcd/ |
H A D | PL111Lcd.c | 143 MmioWrite32 (PL111_REG_LCD_TIMING_3, 0); in LcdSetMode()
|
H A D | PL111Lcd.h | 22 #define PL111_REG_LCD_TIMING_3 ((UINTN)PcdGet32 (PcdPL111LcdBase) + 0x00C) macro
|
/dports/emulators/qemu-guest-agent/qemu-5.0.1/roms/edk2/ArmPlatformPkg/Library/PL111Lcd/ |
H A D | PL111Lcd.c | 143 MmioWrite32 (PL111_REG_LCD_TIMING_3, 0);
|
H A D | PL111Lcd.h | 22 #define PL111_REG_LCD_TIMING_3 ((UINTN)PcdGet32 (PcdPL111LcdBase) + 0x00C)
|
/dports/sysutils/edk2/edk2-edk2-stable202102/ArmPlatformPkg/Library/PL111Lcd/ |
H A D | PL111Lcd.c | 143 MmioWrite32 (PL111_REG_LCD_TIMING_3, 0); in LcdSetMode()
|
H A D | PL111Lcd.h | 22 #define PL111_REG_LCD_TIMING_3 ((UINTN)PcdGet32 (PcdPL111LcdBase) + 0x00C) macro
|
/dports/sysutils/uefi-edk2-bhyve-csm/uefi-edk2-aa8d718/ArmPlatformPkg/Include/Drivers/ |
H A D | PL111Lcd.h | 28 #define PL111_REG_LCD_TIMING_3 ((UINTN)PcdGet32 (PcdPL111LcdBase) + 0x00C) macro
|