Home
last modified time | relevance | path

Searched refs:UNSIGNED64 (Results 1 – 25 of 50) sorted by relevance

12

/dports/devel/avr-gdb/gdb-7.3.1/sim/testsuite/common/
H A Dalu-tst.c38 #define MAX_INT8 UNSIGNED64 (127)
39 #define MIN_INT8 UNSIGNED64 (128)
41 #define MAX_INT16 UNSIGNED64 (32767)
42 #define MIN_INT16 UNSIGNED64 (32768)
44 #define MAX_INT32 UNSIGNED64 (0x7fffffff)
45 #define MIN_INT32 UNSIGNED64 (0x80000000)
47 #define MAX_INT64 UNSIGNED64 (0x7fffffffffffffff)
48 #define MIN_INT64 UNSIGNED64 (0x8000000000000000)
/dports/devel/gdb761/gdb-7.6.1/sim/testsuite/common/
H A Dalu-tst.c38 #define MAX_INT8 UNSIGNED64 (127)
39 #define MIN_INT8 UNSIGNED64 (128)
41 #define MAX_INT16 UNSIGNED64 (32767)
42 #define MIN_INT16 UNSIGNED64 (32768)
44 #define MAX_INT32 UNSIGNED64 (0x7fffffff)
45 #define MIN_INT32 UNSIGNED64 (0x80000000)
47 #define MAX_INT64 UNSIGNED64 (0x7fffffffffffffff)
48 #define MIN_INT64 UNSIGNED64 (0x8000000000000000)
/dports/devel/zpu-binutils/zpu-toolchain-1.0/toolchain/gdb/sim/testsuite/common/
H A Dalu-tst.c38 #define MAX_INT8 UNSIGNED64 (127)
39 #define MIN_INT8 UNSIGNED64 (128)
41 #define MAX_INT16 UNSIGNED64 (32767)
42 #define MIN_INT16 UNSIGNED64 (32768)
44 #define MAX_INT32 UNSIGNED64 (0x7fffffff)
45 #define MIN_INT32 UNSIGNED64 (0x80000000)
47 #define MAX_INT64 UNSIGNED64 (0x7fffffffffffffff)
48 #define MIN_INT64 UNSIGNED64 (0x8000000000000000)
/dports/devel/zpu-gcc/zpu-toolchain-1.0/toolchain/gdb/sim/testsuite/common/
H A Dalu-tst.c38 #define MAX_INT8 UNSIGNED64 (127)
39 #define MIN_INT8 UNSIGNED64 (128)
41 #define MAX_INT16 UNSIGNED64 (32767)
42 #define MIN_INT16 UNSIGNED64 (32768)
44 #define MAX_INT32 UNSIGNED64 (0x7fffffff)
45 #define MIN_INT32 UNSIGNED64 (0x80000000)
47 #define MAX_INT64 UNSIGNED64 (0x7fffffffffffffff)
48 #define MIN_INT64 UNSIGNED64 (0x8000000000000000)
/dports/devel/zpu-gcc/zpu-toolchain-1.0/toolchain/gdb/sim/v850/
H A Dsim-main.h169 #define SEXT40(x) ((((x) & UNSIGNED64 (0xffffffffff)) \
170 ^ (~UNSIGNED64 (0x7fffffffff))) \
171 + UNSIGNED64 (0x8000000000))
174 #define SEXT44(x) ((((x) & UNSIGNED64 (0xfffffffffff)) \
175 ^ (~ UNSIGNED64 (0x7ffffffffff))) \
176 + UNSIGNED64 (0x80000000000))
179 #define SEXT60(x) ((((x) & UNSIGNED64 (0xfffffffffffffff)) \
180 ^ (~ UNSIGNED64 (0x7ffffffffffffff))) \
181 + UNSIGNED64 (0x800000000000000))
/dports/devel/avr-gdb/gdb-7.3.1/sim/v850/
H A Dsim-main.h169 #define SEXT40(x) ((((x) & UNSIGNED64 (0xffffffffff)) \
170 ^ (~UNSIGNED64 (0x7fffffffff))) \
171 + UNSIGNED64 (0x8000000000))
174 #define SEXT44(x) ((((x) & UNSIGNED64 (0xfffffffffff)) \
175 ^ (~ UNSIGNED64 (0x7ffffffffff))) \
176 + UNSIGNED64 (0x80000000000))
179 #define SEXT60(x) ((((x) & UNSIGNED64 (0xfffffffffffffff)) \
180 ^ (~ UNSIGNED64 (0x7ffffffffffffff))) \
181 + UNSIGNED64 (0x800000000000000))
/dports/devel/zpu-binutils/zpu-toolchain-1.0/toolchain/gdb/sim/v850/
H A Dsim-main.h169 #define SEXT40(x) ((((x) & UNSIGNED64 (0xffffffffff)) \
170 ^ (~UNSIGNED64 (0x7fffffffff))) \
171 + UNSIGNED64 (0x8000000000))
174 #define SEXT44(x) ((((x) & UNSIGNED64 (0xfffffffffff)) \
175 ^ (~ UNSIGNED64 (0x7ffffffffff))) \
176 + UNSIGNED64 (0x80000000000))
179 #define SEXT60(x) ((((x) & UNSIGNED64 (0xfffffffffffffff)) \
180 ^ (~ UNSIGNED64 (0x7ffffffffffffff))) \
181 + UNSIGNED64 (0x800000000000000))
/dports/devel/gdb761/gdb-7.6.1/sim/v850/
H A Dsim-main.h390 #define SEXT40(x) ((((x) & UNSIGNED64 (0xffffffffff)) \
391 ^ (~UNSIGNED64 (0x7fffffffff))) \
392 + UNSIGNED64 (0x8000000000))
395 #define SEXT44(x) ((((x) & UNSIGNED64 (0xfffffffffff)) \
396 ^ (~ UNSIGNED64 (0x7ffffffffff))) \
397 + UNSIGNED64 (0x80000000000))
400 #define SEXT60(x) ((((x) & UNSIGNED64 (0xfffffffffffffff)) \
401 ^ (~ UNSIGNED64 (0x7ffffffffffffff))) \
402 + UNSIGNED64 (0x800000000000000))
/dports/devel/avr-gdb/gdb-7.3.1/sim/common/
H A Dsim-types.h52 #define UNSIGNED64(X) ((unsigned64) X##ULL) macro
79 #define UNSIGNED64(X) (X##ui64) macro
106 #define UNSIGNED64(X) (X##ULL) macro
H A Dsim-fpu.c1366 res2 += UNSIGNED64 (0x100000000); in sim_fpu_mul()
1367 pp_hl = (ps_hh__ << 32) & UNSIGNED64 (0xffffffff00000000); in sim_fpu_mul()
/dports/devel/gdb761/gdb-7.6.1/sim/common/
H A Dsim-types.h51 #define UNSIGNED64(X) ((unsigned64) X##ULL) macro
78 #define UNSIGNED64(X) (X##ui64) macro
105 #define UNSIGNED64(X) (X##ULL) macro
H A Dsim-fpu.c1365 res2 += UNSIGNED64 (0x100000000); in sim_fpu_mul()
1366 pp_hl = (ps_hh__ << 32) & UNSIGNED64 (0xffffffff00000000); in sim_fpu_mul()
/dports/devel/zpu-binutils/zpu-toolchain-1.0/toolchain/gdb/sim/common/
H A Dsim-types.h53 #define UNSIGNED64(X) ((unsigned64) X##ULL) macro
80 #define UNSIGNED64(X) (X##ui64) macro
107 #define UNSIGNED64(X) (X##ULL) macro
/dports/devel/zpu-gcc/zpu-toolchain-1.0/toolchain/gdb/sim/common/
H A Dsim-types.h53 #define UNSIGNED64(X) ((unsigned64) X##ULL) macro
80 #define UNSIGNED64(X) (X##ui64) macro
107 #define UNSIGNED64(X) (X##ULL) macro
/dports/devel/zpu-binutils/zpu-toolchain-1.0/toolchain/gdb/sim/ppc/
H A Didecode_expression.h60 #define UNSIGNED64(val) ((unsigned64)(unsigned32)(val)) macro
136 unsigned64 alu_lo = (UNSIGNED64(alu_val) \
137 + UNSIGNED64(val)); \
140 + UNSIGNED64(EXTRACTED(val, 0, 31)) \
/dports/devel/avr-gdb/gdb-7.3.1/sim/ppc/
H A Didecode_expression.h60 #define UNSIGNED64(val) ((unsigned64)(unsigned32)(val)) macro
136 unsigned64 alu_lo = (UNSIGNED64(alu_val) \
137 + UNSIGNED64(val)); \
140 + UNSIGNED64(EXTRACTED(val, 0, 31)) \
/dports/devel/gdb761/gdb-7.6.1/sim/ppc/
H A Didecode_expression.h59 #define UNSIGNED64(val) ((unsigned64)(unsigned32)(val)) macro
135 unsigned64 alu_lo = (UNSIGNED64(alu_val) \
136 + UNSIGNED64(val)); \
139 + UNSIGNED64(EXTRACTED(val, 0, 31)) \
/dports/devel/zpu-gcc/zpu-toolchain-1.0/toolchain/gdb/sim/ppc/
H A Didecode_expression.h60 #define UNSIGNED64(val) ((unsigned64)(unsigned32)(val)) macro
136 unsigned64 alu_lo = (UNSIGNED64(alu_val) \
137 + UNSIGNED64(val)); \
140 + UNSIGNED64(EXTRACTED(val, 0, 31)) \
/dports/devel/avr-gdb/gdb-7.3.1/sim/mips/
H A Dcp1.c95 #define FPQNaN_DOUBLE (UNSIGNED64 (0x7FF7FFFFFFFFFFFF))
96 #define FPQNaN_LONG (UNSIGNED64 (0x7FFFFFFFFFFFFFFF))
1244 static const unsigned64 one_single = UNSIGNED64 (0x3F800000); in fp_recip2()
1245 static const unsigned64 one_double = UNSIGNED64 (0x3FF0000000000000); in fp_recip2()
1246 static const unsigned64 one_ps = (UNSIGNED64 (0x3F800000) << 32 | UNSIGNED64 (0x3F800000)); in fp_recip2()
1342 static const unsigned64 half_single = UNSIGNED64 (0x3F000000); in fp_rsqrt2()
1343 static const unsigned64 half_double = UNSIGNED64 (0x3FE0000000000000); in fp_rsqrt2()
1344 static const unsigned64 half_ps = (UNSIGNED64 (0x3F000000) << 32 | UNSIGNED64 (0x3F000000)); in fp_rsqrt2()
/dports/devel/gdb761/gdb-7.6.1/sim/mips/
H A Dcp1.c94 #define FPQNaN_DOUBLE (UNSIGNED64 (0x7FF7FFFFFFFFFFFF))
95 #define FPQNaN_LONG (UNSIGNED64 (0x7FFFFFFFFFFFFFFF))
1243 static const unsigned64 one_single = UNSIGNED64 (0x3F800000); in fp_recip2()
1244 static const unsigned64 one_double = UNSIGNED64 (0x3FF0000000000000); in fp_recip2()
1245 static const unsigned64 one_ps = (UNSIGNED64 (0x3F800000) << 32 | UNSIGNED64 (0x3F800000)); in fp_recip2()
1341 static const unsigned64 half_single = UNSIGNED64 (0x3F000000); in fp_rsqrt2()
1342 static const unsigned64 half_double = UNSIGNED64 (0x3FE0000000000000); in fp_rsqrt2()
1343 static const unsigned64 half_ps = (UNSIGNED64 (0x3F000000) << 32 | UNSIGNED64 (0x3F000000)); in fp_rsqrt2()
/dports/devel/zpu-binutils/zpu-toolchain-1.0/toolchain/gdb/sim/mips/
H A Dcp1.c95 #define FPQNaN_DOUBLE (UNSIGNED64 (0x7FF7FFFFFFFFFFFF))
96 #define FPQNaN_LONG (UNSIGNED64 (0x7FFFFFFFFFFFFFFF))
1237 static const unsigned64 one_single = UNSIGNED64 (0x3F800000); in fp_recip2()
1238 static const unsigned64 one_double = UNSIGNED64 (0x3FF0000000000000); in fp_recip2()
1239 static const unsigned64 one_ps = (UNSIGNED64 (0x3F800000) << 32 | UNSIGNED64 (0x3F800000)); in fp_recip2()
1335 static const unsigned64 half_single = UNSIGNED64 (0x3F000000); in fp_rsqrt2()
1336 static const unsigned64 half_double = UNSIGNED64 (0x3FE0000000000000); in fp_rsqrt2()
1337 static const unsigned64 half_ps = (UNSIGNED64 (0x3F000000) << 32 | UNSIGNED64 (0x3F000000)); in fp_rsqrt2()
/dports/devel/zpu-gcc/zpu-toolchain-1.0/toolchain/gdb/sim/mips/
H A Dcp1.c95 #define FPQNaN_DOUBLE (UNSIGNED64 (0x7FF7FFFFFFFFFFFF))
96 #define FPQNaN_LONG (UNSIGNED64 (0x7FFFFFFFFFFFFFFF))
1237 static const unsigned64 one_single = UNSIGNED64 (0x3F800000); in fp_recip2()
1238 static const unsigned64 one_double = UNSIGNED64 (0x3FF0000000000000); in fp_recip2()
1239 static const unsigned64 one_ps = (UNSIGNED64 (0x3F800000) << 32 | UNSIGNED64 (0x3F800000)); in fp_recip2()
1335 static const unsigned64 half_single = UNSIGNED64 (0x3F000000); in fp_rsqrt2()
1336 static const unsigned64 half_double = UNSIGNED64 (0x3FE0000000000000); in fp_rsqrt2()
1337 static const unsigned64 half_ps = (UNSIGNED64 (0x3F000000) << 32 | UNSIGNED64 (0x3F000000)); in fp_rsqrt2()
/dports/net-mgmt/libsmi/libsmi-0.4.8/lib/
H A Dparser-smi.tab.h131 UNSIGNED64 = 347, enumerator
228 #define UNSIGNED64 347 macro
H A Dscanner-smi.l665 return UNSIGNED64;
/dports/lang/scheme48/scheme48-1.9.2/c/
H A Dfree.c36 #define UNSIGNED64 unsigned _int64 macro
38 #define UNSIGNED64 unsigned long long macro
69 typedef UNSIGNED64 Bigit;

12