Home
last modified time | relevance | path

Searched refs:UVD_CGC_CTRL__UDEC_MP_MODE_MASK (Results 1 – 25 of 54) sorted by relevance

123

/dports/multimedia/v4l-utils/linux-5.13-rc2/drivers/gpu/drm/amd/include/asic_reg/uvd/
H A Duvd_7_0_sh_mask.h448 #define UVD_CGC_CTRL__UDEC_MP_MODE_MASK macro
H A Duvd_4_2_sh_mask.h235 #define UVD_CGC_CTRL__UDEC_MP_MODE_MASK 0x8000 macro
H A Duvd_4_0_sh_mask.h70 #define UVD_CGC_CTRL__UDEC_MP_MODE_MASK 0x00008000L macro
H A Duvd_3_1_sh_mask.h235 #define UVD_CGC_CTRL__UDEC_MP_MODE_MASK 0x8000 macro
H A Duvd_5_0_sh_mask.h257 #define UVD_CGC_CTRL__UDEC_MP_MODE_MASK 0x8000 macro
H A Duvd_6_0_sh_mask.h259 #define UVD_CGC_CTRL__UDEC_MP_MODE_MASK 0x8000 macro
/dports/multimedia/v4l_compat/linux-5.13-rc2/drivers/gpu/drm/amd/include/asic_reg/uvd/
H A Duvd_7_0_sh_mask.h448 #define UVD_CGC_CTRL__UDEC_MP_MODE_MASK macro
H A Duvd_3_1_sh_mask.h235 #define UVD_CGC_CTRL__UDEC_MP_MODE_MASK 0x8000 macro
H A Duvd_4_0_sh_mask.h70 #define UVD_CGC_CTRL__UDEC_MP_MODE_MASK 0x00008000L macro
H A Duvd_4_2_sh_mask.h235 #define UVD_CGC_CTRL__UDEC_MP_MODE_MASK 0x8000 macro
H A Duvd_5_0_sh_mask.h257 #define UVD_CGC_CTRL__UDEC_MP_MODE_MASK 0x8000 macro
H A Duvd_6_0_sh_mask.h259 #define UVD_CGC_CTRL__UDEC_MP_MODE_MASK 0x8000 macro
/dports/multimedia/libv4l/linux-5.13-rc2/drivers/gpu/drm/amd/include/asic_reg/uvd/
H A Duvd_7_0_sh_mask.h448 #define UVD_CGC_CTRL__UDEC_MP_MODE_MASK macro
H A Duvd_3_1_sh_mask.h235 #define UVD_CGC_CTRL__UDEC_MP_MODE_MASK 0x8000 macro
H A Duvd_4_0_sh_mask.h70 #define UVD_CGC_CTRL__UDEC_MP_MODE_MASK 0x00008000L macro
H A Duvd_4_2_sh_mask.h235 #define UVD_CGC_CTRL__UDEC_MP_MODE_MASK 0x8000 macro
H A Duvd_5_0_sh_mask.h257 #define UVD_CGC_CTRL__UDEC_MP_MODE_MASK 0x8000 macro
H A Duvd_6_0_sh_mask.h259 #define UVD_CGC_CTRL__UDEC_MP_MODE_MASK 0x8000 macro
/dports/multimedia/libv4l/linux-5.13-rc2/drivers/gpu/drm/amd/amdgpu/
H A Dvcn_v1_0.c495 | UVD_CGC_CTRL__UDEC_MP_MODE_MASK in vcn_v1_0_disable_clock_gating()
595 | UVD_CGC_CTRL__UDEC_MP_MODE_MASK in vcn_v1_0_enable_clock_gating()
653 UVD_CGC_CTRL__UDEC_MP_MODE_MASK | in vcn_v1_0_clock_gating_dpg_mode()
H A Dvcn_v2_0.c526 | UVD_CGC_CTRL__UDEC_MP_MODE_MASK in vcn_v2_0_disable_clock_gating()
602 UVD_CGC_CTRL__UDEC_MP_MODE_MASK | in vcn_v2_0_clock_gating_dpg_mode()
663 | UVD_CGC_CTRL__UDEC_MP_MODE_MASK in vcn_v2_0_enable_clock_gating()
H A Dvcn_v2_5.c593 | UVD_CGC_CTRL__UDEC_MP_MODE_MASK in vcn_v2_5_disable_clock_gating()
670 UVD_CGC_CTRL__UDEC_MP_MODE_MASK | in vcn_v2_5_clock_gating_dpg_mode()
732 | UVD_CGC_CTRL__UDEC_MP_MODE_MASK in vcn_v2_5_enable_clock_gating()
/dports/multimedia/v4l-utils/linux-5.13-rc2/drivers/gpu/drm/amd/amdgpu/
H A Dvcn_v1_0.c495 | UVD_CGC_CTRL__UDEC_MP_MODE_MASK in vcn_v1_0_disable_clock_gating()
595 | UVD_CGC_CTRL__UDEC_MP_MODE_MASK in vcn_v1_0_enable_clock_gating()
653 UVD_CGC_CTRL__UDEC_MP_MODE_MASK | in vcn_v1_0_clock_gating_dpg_mode()
H A Dvcn_v2_0.c526 | UVD_CGC_CTRL__UDEC_MP_MODE_MASK in vcn_v2_0_disable_clock_gating()
602 UVD_CGC_CTRL__UDEC_MP_MODE_MASK | in vcn_v2_0_clock_gating_dpg_mode()
663 | UVD_CGC_CTRL__UDEC_MP_MODE_MASK in vcn_v2_0_enable_clock_gating()
/dports/multimedia/v4l_compat/linux-5.13-rc2/drivers/gpu/drm/amd/amdgpu/
H A Dvcn_v1_0.c495 | UVD_CGC_CTRL__UDEC_MP_MODE_MASK in vcn_v1_0_disable_clock_gating()
595 | UVD_CGC_CTRL__UDEC_MP_MODE_MASK in vcn_v1_0_enable_clock_gating()
653 UVD_CGC_CTRL__UDEC_MP_MODE_MASK | in vcn_v1_0_clock_gating_dpg_mode()
H A Dvcn_v2_0.c526 | UVD_CGC_CTRL__UDEC_MP_MODE_MASK in vcn_v2_0_disable_clock_gating()
602 UVD_CGC_CTRL__UDEC_MP_MODE_MASK | in vcn_v2_0_clock_gating_dpg_mode()
663 | UVD_CGC_CTRL__UDEC_MP_MODE_MASK in vcn_v2_0_enable_clock_gating()

123