Home
last modified time | relevance | path

Searched refs:UVD_MPC_SET_MUX__SET_1__SHIFT (Results 1 – 25 of 45) sorted by relevance

12

/dports/multimedia/v4l-utils/linux-5.13-rc2/drivers/gpu/drm/amd/include/asic_reg/uvd/
H A Duvd_7_0_sh_mask.h635 #define UVD_MPC_SET_MUX__SET_1__SHIFT macro
H A Duvd_4_2_sh_mask.h516 #define UVD_MPC_SET_MUX__SET_1__SHIFT 0x3 macro
H A Duvd_4_0_sh_mask.h531 #define UVD_MPC_SET_MUX__SET_1__SHIFT 0x00000003 macro
H A Duvd_3_1_sh_mask.h512 #define UVD_MPC_SET_MUX__SET_1__SHIFT 0x3 macro
H A Duvd_5_0_sh_mask.h548 #define UVD_MPC_SET_MUX__SET_1__SHIFT 0x3 macro
H A Duvd_6_0_sh_mask.h550 #define UVD_MPC_SET_MUX__SET_1__SHIFT 0x3 macro
/dports/multimedia/v4l_compat/linux-5.13-rc2/drivers/gpu/drm/amd/include/asic_reg/uvd/
H A Duvd_7_0_sh_mask.h635 #define UVD_MPC_SET_MUX__SET_1__SHIFT macro
H A Duvd_3_1_sh_mask.h512 #define UVD_MPC_SET_MUX__SET_1__SHIFT 0x3 macro
H A Duvd_4_0_sh_mask.h531 #define UVD_MPC_SET_MUX__SET_1__SHIFT 0x00000003 macro
H A Duvd_4_2_sh_mask.h516 #define UVD_MPC_SET_MUX__SET_1__SHIFT 0x3 macro
H A Duvd_5_0_sh_mask.h548 #define UVD_MPC_SET_MUX__SET_1__SHIFT 0x3 macro
H A Duvd_6_0_sh_mask.h550 #define UVD_MPC_SET_MUX__SET_1__SHIFT 0x3 macro
/dports/multimedia/libv4l/linux-5.13-rc2/drivers/gpu/drm/amd/include/asic_reg/uvd/
H A Duvd_7_0_sh_mask.h635 #define UVD_MPC_SET_MUX__SET_1__SHIFT macro
H A Duvd_3_1_sh_mask.h512 #define UVD_MPC_SET_MUX__SET_1__SHIFT 0x3 macro
H A Duvd_4_0_sh_mask.h531 #define UVD_MPC_SET_MUX__SET_1__SHIFT 0x00000003 macro
H A Duvd_4_2_sh_mask.h516 #define UVD_MPC_SET_MUX__SET_1__SHIFT 0x3 macro
H A Duvd_5_0_sh_mask.h548 #define UVD_MPC_SET_MUX__SET_1__SHIFT 0x3 macro
H A Duvd_6_0_sh_mask.h550 #define UVD_MPC_SET_MUX__SET_1__SHIFT 0x3 macro
/dports/multimedia/v4l-utils/linux-5.13-rc2/drivers/gpu/drm/amd/include/asic_reg/vcn/
H A Dvcn_1_0_sh_mask.h1142 #define UVD_MPC_SET_MUX__SET_1__SHIFT macro
/dports/multimedia/v4l_compat/linux-5.13-rc2/drivers/gpu/drm/amd/include/asic_reg/vcn/
H A Dvcn_1_0_sh_mask.h1142 #define UVD_MPC_SET_MUX__SET_1__SHIFT macro
/dports/multimedia/libv4l/linux-5.13-rc2/drivers/gpu/drm/amd/include/asic_reg/vcn/
H A Dvcn_1_0_sh_mask.h1142 #define UVD_MPC_SET_MUX__SET_1__SHIFT macro
/dports/multimedia/libv4l/linux-5.13-rc2/drivers/gpu/drm/amd/amdgpu/
H A Dvcn_v1_0.c829 (0x1 << UVD_MPC_SET_MUX__SET_1__SHIFT) | in vcn_v1_0_start_spg_mode()
1012 (0x1 << UVD_MPC_SET_MUX__SET_1__SHIFT) | in vcn_v1_0_start_dpg_mode()
H A Dvcn_v2_0.c850 (0x1 << UVD_MPC_SET_MUX__SET_1__SHIFT) | in vcn_v2_0_start_dpg_mode()
985 (0x1 << UVD_MPC_SET_MUX__SET_1__SHIFT) | in vcn_v2_0_start()
/dports/multimedia/v4l-utils/linux-5.13-rc2/drivers/gpu/drm/amd/amdgpu/
H A Dvcn_v1_0.c829 (0x1 << UVD_MPC_SET_MUX__SET_1__SHIFT) | in vcn_v1_0_start_spg_mode()
1012 (0x1 << UVD_MPC_SET_MUX__SET_1__SHIFT) | in vcn_v1_0_start_dpg_mode()
/dports/multimedia/v4l_compat/linux-5.13-rc2/drivers/gpu/drm/amd/amdgpu/
H A Dvcn_v1_0.c829 (0x1 << UVD_MPC_SET_MUX__SET_1__SHIFT) | in vcn_v1_0_start_spg_mode()
1012 (0x1 << UVD_MPC_SET_MUX__SET_1__SHIFT) | in vcn_v1_0_start_dpg_mode()

12