Home
last modified time | relevance | path

Searched refs:UVD_POWER_STATUS__UVD_PG_EN_MASK (Results 1 – 25 of 42) sorted by relevance

12

/dports/multimedia/v4l-utils/linux-5.13-rc2/drivers/gpu/drm/amd/include/asic_reg/uvd/
H A Duvd_7_0_sh_mask.h42 #define UVD_POWER_STATUS__UVD_PG_EN_MASK macro
H A Duvd_5_0_sh_mask.h939 #define UVD_POWER_STATUS__UVD_PG_EN_MASK 0x100 macro
H A Duvd_6_0_sh_mask.h927 #define UVD_POWER_STATUS__UVD_PG_EN_MASK 0x100 macro
/dports/multimedia/v4l_compat/linux-5.13-rc2/drivers/gpu/drm/amd/include/asic_reg/uvd/
H A Duvd_7_0_sh_mask.h42 #define UVD_POWER_STATUS__UVD_PG_EN_MASK macro
H A Duvd_5_0_sh_mask.h939 #define UVD_POWER_STATUS__UVD_PG_EN_MASK 0x100 macro
H A Duvd_6_0_sh_mask.h927 #define UVD_POWER_STATUS__UVD_PG_EN_MASK 0x100 macro
/dports/multimedia/libv4l/linux-5.13-rc2/drivers/gpu/drm/amd/include/asic_reg/uvd/
H A Duvd_7_0_sh_mask.h42 #define UVD_POWER_STATUS__UVD_PG_EN_MASK macro
H A Duvd_5_0_sh_mask.h939 #define UVD_POWER_STATUS__UVD_PG_EN_MASK 0x100 macro
H A Duvd_6_0_sh_mask.h927 #define UVD_POWER_STATUS__UVD_PG_EN_MASK 0x100 macro
/dports/multimedia/v4l-utils/linux-5.13-rc2/drivers/gpu/drm/amd/include/asic_reg/vcn/
H A Dvcn_1_0_sh_mask.h83 #define UVD_POWER_STATUS__UVD_PG_EN_MASK macro
H A Dvcn_2_5_sh_mask.h1523 #define UVD_POWER_STATUS__UVD_PG_EN_MASK macro
/dports/multimedia/v4l_compat/linux-5.13-rc2/drivers/gpu/drm/amd/include/asic_reg/vcn/
H A Dvcn_1_0_sh_mask.h83 #define UVD_POWER_STATUS__UVD_PG_EN_MASK macro
/dports/multimedia/libv4l/linux-5.13-rc2/drivers/gpu/drm/amd/include/asic_reg/vcn/
H A Dvcn_1_0_sh_mask.h83 #define UVD_POWER_STATUS__UVD_PG_EN_MASK macro
/dports/multimedia/libv4l/linux-5.13-rc2/drivers/gpu/drm/amd/amdgpu/
H A Dvcn_v1_0.c721 data |= UVD_PGFSM_CONFIG__UVDM_UVDU_PWR_ON | UVD_POWER_STATUS__UVD_PG_EN_MASK; in vcn_1_0_disable_static_power_gating()
962 tmp |= UVD_POWER_STATUS__UVD_PG_EN_MASK; in vcn_v1_0_start_dpg_mode()
H A Dvcn_v2_0.c739 UVD_POWER_STATUS__UVD_PG_EN_MASK; in vcn_v2_0_disable_static_power_gating()
797 tmp |= UVD_POWER_STATUS__UVD_PG_EN_MASK; in vcn_v2_0_start_dpg_mode()
H A Dvcn_v3_0.c644 UVD_POWER_STATUS__UVD_PG_EN_MASK; in vcn_v3_0_disable_static_power_gating()
958 tmp |= UVD_POWER_STATUS__UVD_PG_EN_MASK; in vcn_v3_0_start_dpg_mode()
H A Duvd_v6_0.c1465 WREG32(mmUVD_POWER_STATUS, UVD_POWER_STATUS__UVD_PG_EN_MASK); in uvd_v6_0_set_powergating_state()
/dports/multimedia/v4l-utils/linux-5.13-rc2/drivers/gpu/drm/amd/amdgpu/
H A Dvcn_v1_0.c721 data |= UVD_PGFSM_CONFIG__UVDM_UVDU_PWR_ON | UVD_POWER_STATUS__UVD_PG_EN_MASK; in vcn_1_0_disable_static_power_gating()
962 tmp |= UVD_POWER_STATUS__UVD_PG_EN_MASK; in vcn_v1_0_start_dpg_mode()
H A Dvcn_v2_0.c739 UVD_POWER_STATUS__UVD_PG_EN_MASK; in vcn_v2_0_disable_static_power_gating()
797 tmp |= UVD_POWER_STATUS__UVD_PG_EN_MASK; in vcn_v2_0_start_dpg_mode()
H A Dvcn_v3_0.c644 UVD_POWER_STATUS__UVD_PG_EN_MASK; in vcn_v3_0_disable_static_power_gating()
958 tmp |= UVD_POWER_STATUS__UVD_PG_EN_MASK; in vcn_v3_0_start_dpg_mode()
H A Duvd_v6_0.c1465 WREG32(mmUVD_POWER_STATUS, UVD_POWER_STATUS__UVD_PG_EN_MASK); in uvd_v6_0_set_powergating_state()
/dports/multimedia/v4l_compat/linux-5.13-rc2/drivers/gpu/drm/amd/amdgpu/
H A Dvcn_v1_0.c721 data |= UVD_PGFSM_CONFIG__UVDM_UVDU_PWR_ON | UVD_POWER_STATUS__UVD_PG_EN_MASK; in vcn_1_0_disable_static_power_gating()
962 tmp |= UVD_POWER_STATUS__UVD_PG_EN_MASK; in vcn_v1_0_start_dpg_mode()
H A Dvcn_v2_0.c739 UVD_POWER_STATUS__UVD_PG_EN_MASK; in vcn_v2_0_disable_static_power_gating()
797 tmp |= UVD_POWER_STATUS__UVD_PG_EN_MASK; in vcn_v2_0_start_dpg_mode()
H A Dvcn_v3_0.c644 UVD_POWER_STATUS__UVD_PG_EN_MASK; in vcn_v3_0_disable_static_power_gating()
958 tmp |= UVD_POWER_STATUS__UVD_PG_EN_MASK; in vcn_v3_0_start_dpg_mode()
H A Duvd_v6_0.c1465 WREG32(mmUVD_POWER_STATUS, UVD_POWER_STATUS__UVD_PG_EN_MASK); in uvd_v6_0_set_powergating_state()

12