Home
last modified time | relevance | path

Searched refs:disppwm_parents (Results 1 – 25 of 62) sorted by relevance

123

/dports/multimedia/v4l-utils/linux-5.13-rc2/drivers/clk/mediatek/
H A Dclk-mt6779.c437 static const char * const disppwm_parents[] = { variable
718 disppwm_parents, 0xa0, 0xa4, 0xa8,
H A Dclk-mt8183.c420 static const char * const disppwm_parents[] = { variable
614 disppwm_parents, 0xb0,
/dports/multimedia/v4l_compat/linux-5.13-rc2/drivers/clk/mediatek/
H A Dclk-mt6779.c437 static const char * const disppwm_parents[] = { variable
718 disppwm_parents, 0xa0, 0xa4, 0xa8,
H A Dclk-mt8183.c420 static const char * const disppwm_parents[] = { variable
614 disppwm_parents, 0xb0,
/dports/multimedia/libv4l/linux-5.13-rc2/drivers/clk/mediatek/
H A Dclk-mt6779.c437 static const char * const disppwm_parents[] = { variable
718 disppwm_parents, 0xa0, 0xa4, 0xa8,
H A Dclk-mt8183.c420 static const char * const disppwm_parents[] = { variable
614 disppwm_parents, 0xb0,
/dports/sysutils/u-boot-olimex-a20-som-evb/u-boot-2021.07/drivers/clk/mediatek/
H A Dclk-mt8183.c441 static const int disppwm_parents[] = { variable
575 MUX(CLK_TOP_MUX_DISP_PWM, disppwm_parents, 0xb0, 0, 3),
/dports/sysutils/u-boot-olinuxino-lime/u-boot-2021.07/drivers/clk/mediatek/
H A Dclk-mt8183.c441 static const int disppwm_parents[] = { variable
575 MUX(CLK_TOP_MUX_DISP_PWM, disppwm_parents, 0xb0, 0, 3),
/dports/sysutils/u-boot-olinuxino-lime2/u-boot-2021.07/drivers/clk/mediatek/
H A Dclk-mt8183.c441 static const int disppwm_parents[] = { variable
575 MUX(CLK_TOP_MUX_DISP_PWM, disppwm_parents, 0xb0, 0, 3),
/dports/sysutils/u-boot-olinuxino-lime2-emmc/u-boot-2021.07/drivers/clk/mediatek/
H A Dclk-mt8183.c441 static const int disppwm_parents[] = { variable
575 MUX(CLK_TOP_MUX_DISP_PWM, disppwm_parents, 0xb0, 0, 3),
/dports/sysutils/u-boot-wandboard/u-boot-2021.07/drivers/clk/mediatek/
H A Dclk-mt8183.c441 static const int disppwm_parents[] = { variable
575 MUX(CLK_TOP_MUX_DISP_PWM, disppwm_parents, 0xb0, 0, 3),
/dports/sysutils/u-boot-cubieboard2/u-boot-2021.07/drivers/clk/mediatek/
H A Dclk-mt8183.c441 static const int disppwm_parents[] = { variable
575 MUX(CLK_TOP_MUX_DISP_PWM, disppwm_parents, 0xb0, 0, 3),
/dports/sysutils/u-boot-cubox-hummingboard/u-boot-2021.07/drivers/clk/mediatek/
H A Dclk-mt8183.c441 static const int disppwm_parents[] = { variable
575 MUX(CLK_TOP_MUX_DISP_PWM, disppwm_parents, 0xb0, 0, 3),
/dports/sysutils/u-boot-firefly-rk3399/u-boot-2021.07/drivers/clk/mediatek/
H A Dclk-mt8183.c441 static const int disppwm_parents[] = { variable
575 MUX(CLK_TOP_MUX_DISP_PWM, disppwm_parents, 0xb0, 0, 3),
/dports/sysutils/u-boot-sinovoip-bpi-m3/u-boot-2021.07/drivers/clk/mediatek/
H A Dclk-mt8183.c441 static const int disppwm_parents[] = { variable
575 MUX(CLK_TOP_MUX_DISP_PWM, disppwm_parents, 0xb0, 0, 3),
/dports/sysutils/u-boot-a13-olinuxino/u-boot-2021.07/drivers/clk/mediatek/
H A Dclk-mt8183.c441 static const int disppwm_parents[] = { variable
575 MUX(CLK_TOP_MUX_DISP_PWM, disppwm_parents, 0xb0, 0, 3),
/dports/sysutils/u-boot-sopine/u-boot-2021.07/drivers/clk/mediatek/
H A Dclk-mt8183.c441 static const int disppwm_parents[] = { variable
575 MUX(CLK_TOP_MUX_DISP_PWM, disppwm_parents, 0xb0, 0, 3),
/dports/sysutils/u-boot-a64-olinuxino/u-boot-2021.07/drivers/clk/mediatek/
H A Dclk-mt8183.c441 static const int disppwm_parents[] = { variable
575 MUX(CLK_TOP_MUX_DISP_PWM, disppwm_parents, 0xb0, 0, 3),
/dports/sysutils/u-boot-qemu-arm64/u-boot-2021.07/drivers/clk/mediatek/
H A Dclk-mt8183.c441 static const int disppwm_parents[] = { variable
575 MUX(CLK_TOP_MUX_DISP_PWM, disppwm_parents, 0xb0, 0, 3),
/dports/sysutils/u-boot-rpi/u-boot-2021.07/drivers/clk/mediatek/
H A Dclk-mt8183.c441 static const int disppwm_parents[] = { variable
575 MUX(CLK_TOP_MUX_DISP_PWM, disppwm_parents, 0xb0, 0, 3),
/dports/sysutils/u-boot-nanopi-m1plus/u-boot-2021.07/drivers/clk/mediatek/
H A Dclk-mt8183.c441 static const int disppwm_parents[] = { variable
575 MUX(CLK_TOP_MUX_DISP_PWM, disppwm_parents, 0xb0, 0, 3),
/dports/sysutils/u-boot-nanopi-neo/u-boot-2021.07/drivers/clk/mediatek/
H A Dclk-mt8183.c441 static const int disppwm_parents[] = { variable
575 MUX(CLK_TOP_MUX_DISP_PWM, disppwm_parents, 0xb0, 0, 3),
/dports/sysutils/u-boot-nanopi-r4s/u-boot-2021.07/drivers/clk/mediatek/
H A Dclk-mt8183.c441 static const int disppwm_parents[] = { variable
575 MUX(CLK_TOP_MUX_DISP_PWM, disppwm_parents, 0xb0, 0, 3),
/dports/sysutils/u-boot-chip/u-boot-2021.07/drivers/clk/mediatek/
H A Dclk-mt8183.c441 static const int disppwm_parents[] = { variable
575 MUX(CLK_TOP_MUX_DISP_PWM, disppwm_parents, 0xb0, 0, 3),
/dports/sysutils/u-boot-clearfog/u-boot-2021.07/drivers/clk/mediatek/
H A Dclk-mt8183.c441 static const int disppwm_parents[] = { variable
575 MUX(CLK_TOP_MUX_DISP_PWM, disppwm_parents, 0xb0, 0, 3),

123