Home
last modified time | relevance | path

Searched refs:drricx (Results 1 – 1 of 1) sorted by relevance

/dports/cad/verilator/verilator-4.216/test_regress/t/
H A Dt_math_vliw.v18 wire [215:0] drricx = {27{crc}}; net
30 .drricx (drricx[215:0]),
61 input[215:0] drricx, port
69 wire [463:0] zhknfc = ({29{~apqrli}} & {mglehy, drricx[215:8]})
70 | ({29{apqrli}} & {mglehy[247:0], drricx});