Home
last modified time | relevance | path

Searched refs:pILAT (Results 1 – 25 of 111) sorted by relevance

12345

/dports/devel/arm-none-eabi-newlib/newlib-2.4.0/libgloss/bfin/include/
H A Dcdef_LPBlackfin.h140 #define pILAT ((volatile unsigned long *)ILAT) macro
H A Dcdefblackfin.h140 #define pILAT ((volatile unsigned short *)ILAT) macro
/dports/emulators/qemu-utils/qemu-4.2.1/roms/u-boot-sam460ex/arch/blackfin/include/asm/mach-bf527/
H A DBF522_cdef.h316 #define pILAT ((uint32_t volatile *)ILAT) /* Interrupt Latch Register */ macro
H A DBF523_cdef.h316 #define pILAT ((uint32_t volatile *)ILAT) /* Interrupt Latch Register */ macro
/dports/emulators/qemu-utils/qemu-4.2.1/roms/u-boot-sam460ex/arch/blackfin/include/asm/mach-bf548/
H A DBF544_cdef.h301 #define pILAT ((uint32_t volatile *)ILAT) /* Interrupt Latch Register */ macro
H A DBF547_cdef.h301 #define pILAT ((uint32_t volatile *)ILAT) /* Interrupt Latch Register */ macro
H A DBF548_cdef.h301 #define pILAT ((uint32_t volatile *)ILAT) /* Interrupt Latch Register */ macro
H A DBF542_cdef.h301 #define pILAT ((uint32_t volatile *)ILAT) /* Interrupt Latch Register */ macro
H A DBF549_cdef.h301 #define pILAT ((uint32_t volatile *)ILAT) /* Interrupt Latch Register */ macro
/dports/emulators/qemu5/qemu-5.2.0/roms/u-boot-sam460ex/arch/blackfin/include/asm/mach-bf548/
H A DBF549_cdef.h301 #define pILAT ((uint32_t volatile *)ILAT) /* Interrupt Latch Register */ macro
H A DBF541_cdef.h301 #define pILAT ((uint32_t volatile *)ILAT) /* Interrupt Latch Register */ macro
H A DBF544_cdef.h301 #define pILAT ((uint32_t volatile *)ILAT) /* Interrupt Latch Register */ macro
H A DBF542_cdef.h301 #define pILAT ((uint32_t volatile *)ILAT) /* Interrupt Latch Register */ macro
H A DBF548_cdef.h301 #define pILAT ((uint32_t volatile *)ILAT) /* Interrupt Latch Register */ macro
H A DBF547_cdef.h301 #define pILAT ((uint32_t volatile *)ILAT) /* Interrupt Latch Register */ macro
/dports/emulators/qemu5/qemu-5.2.0/roms/u-boot-sam460ex/arch/blackfin/include/asm/mach-bf527/
H A DBF522_cdef.h316 #define pILAT ((uint32_t volatile *)ILAT) /* Interrupt Latch Register */ macro
H A DBF523_cdef.h316 #define pILAT ((uint32_t volatile *)ILAT) /* Interrupt Latch Register */ macro
/dports/emulators/qemu-guest-agent/qemu-5.0.1/roms/u-boot-sam460ex/arch/blackfin/include/asm/mach-bf527/
H A DBF523_cdef.h316 #define pILAT ((uint32_t volatile *)ILAT) /* Interrupt Latch Register */ macro
H A DBF522_cdef.h316 #define pILAT ((uint32_t volatile *)ILAT) /* Interrupt Latch Register */ macro
/dports/emulators/qemu-guest-agent/qemu-5.0.1/roms/u-boot-sam460ex/arch/blackfin/include/asm/mach-bf548/
H A DBF544_cdef.h301 #define pILAT ((uint32_t volatile *)ILAT) /* Interrupt Latch Register */ macro
/dports/emulators/qemu-powernv/qemu-powernv-3.0.50/roms/u-boot-sam460ex/arch/blackfin/include/asm/mach-bf527/
H A DBF522_cdef.h316 #define pILAT ((uint32_t volatile *)ILAT) /* Interrupt Latch Register */ macro
/dports/emulators/qemu-powernv/qemu-powernv-3.0.50/roms/u-boot-sam460ex/arch/blackfin/include/asm/mach-bf548/
H A DBF541_cdef.h301 #define pILAT ((uint32_t volatile *)ILAT) /* Interrupt Latch Register */ macro
H A DBF544_cdef.h301 #define pILAT ((uint32_t volatile *)ILAT) /* Interrupt Latch Register */ macro
H A DBF547_cdef.h301 #define pILAT ((uint32_t volatile *)ILAT) /* Interrupt Latch Register */ macro
H A DBF548_cdef.h301 #define pILAT ((uint32_t volatile *)ILAT) /* Interrupt Latch Register */ macro

12345