Home
last modified time | relevance | path

Searched refs:sub_wire0 (Results 1 – 14 of 14) sorted by relevance

/dports/comms/uhd/uhd-90ce6062b6b5df2eddeee723777be85108e4e7c7/fpga/usrp1/megacells/
H A Ddspclkpll.v51 wire [5:0] sub_wire0; net
53 wire [1:1] sub_wire2 = sub_wire0[1:1];
54 wire [0:0] sub_wire1 = sub_wire0[0:0];
62 .clk (sub_wire0)
H A Dmylpm_addsub.v50 wire [15:0] sub_wire0; net
51 wire [15:0] result = sub_wire0[15:0];
58 .result (sub_wire0));
H A Dclk_doubler.v49 wire [5:0] sub_wire0; net
51 wire [0:0] sub_wire1 = sub_wire0[0:0];
58 .clk (sub_wire0)
H A Dpll.v49 wire [5:0] sub_wire0; net
51 wire [0:0] sub_wire1 = sub_wire0[0:0];
58 .clk (sub_wire0)
H A Dfifo_1kx16.v59 wire [9:0] sub_wire0; net
64 wire [9:0] usedw = sub_wire0[9:0];
76 .usedw (sub_wire0),
H A Dfifo_4kx16_dc.v61 wire sub_wire0; net
66 wire rdempty = sub_wire0;
79 .rdempty (sub_wire0),
H A Dfifo_4k_18.v64 wire sub_wire0; net
69 wire rdempty = sub_wire0;
82 .rdempty (sub_wire0),
H A Dadd32.v182 wire [7:0] sub_wire0; net
183 wire [7:0] result = sub_wire0[7:0];
188 .result (sub_wire0));
H A Daddsub16.v386 wire [15:0] sub_wire0; net
387 wire [15:0] result = sub_wire0[15:0];
396 .result (sub_wire0));
H A Dsub32.v626 wire [31:0] sub_wire0; net
627 wire [31:0] result = sub_wire0[31:0];
635 .result (sub_wire0));
H A Daccum32.v722 wire [31:0] sub_wire0; net
723 wire [31:0] result = sub_wire0[31:0];
730 .result (sub_wire0));
H A Dfifo_2k.v3244 wire sub_wire0; net
3249 wire rdempty = sub_wire0;
3262 .rdempty (sub_wire0),
H A Dfifo_4k.v3396 wire sub_wire0; net
3401 wire rdempty = sub_wire0;
3414 .rdempty (sub_wire0),
/dports/cad/cascade-compiler/cascade-f4f7ae8bd1dd379790c0e58c286df90b8d1cdcde/share/cascade/de10/ip/altsource_probe/
H A Dhps_reset.v48 wire [2:0] sub_wire0; net
49 wire [2:0] source = sub_wire0[2:0];
54 .source (sub_wire0)