Home
last modified time | relevance | path

Searched refs:tx_bus_reset (Results 1 – 6 of 6) sorted by relevance

/dports/comms/uhd/uhd-90ce6062b6b5df2eddeee723777be85108e4e7c7/fpga/usrp1/sdr_lib/
H A Dmaster_control_multi.v31 output tx_bus_reset, output rx_bus_reset, port
48 .tx_bus_reset(tx_bus_reset),.rx_bus_reset(rx_bus_reset),
H A Dmaster_control.v28 output tx_bus_reset, output rx_bus_reset, port
79 assign tx_bus_reset = tx_reset_bus_sync2;
/dports/comms/uhd/uhd-90ce6062b6b5df2eddeee723777be85108e4e7c7/fpga/usrp1/toplevel/usrp_multi/
H A Dusrp_multi.v108 wire tx_dsp_reset, rx_dsp_reset, tx_bus_reset, rx_bus_reset; net
145 ( .usbclk(usbclk),.bus_reset(tx_bus_reset),.reset(tx_dsp_reset),
337 .tx_bus_reset(tx_bus_reset),.rx_bus_reset(rx_bus_reset),
347 …strobe,serial_addr}),.debug_3({rx_dsp_reset,tx_dsp_reset,rx_bus_reset,tx_bus_reset,enable_rx,tx_un…
355 .tx_bus_reset(tx_bus_reset),.rx_bus_reset(rx_bus_reset),
364 …strobe,serial_addr}),.debug_3({rx_dsp_reset,tx_dsp_reset,rx_bus_reset,tx_bus_reset,enable_rx,tx_un…
/dports/comms/uhd/uhd-90ce6062b6b5df2eddeee723777be85108e4e7c7/fpga/usrp1/toplevel/usrp_inband_usb/
H A Dusrp_inband_usb.v94 wire tx_dsp_reset, rx_dsp_reset, tx_bus_reset, rx_bus_reset; net
135 ( .usbclk(usbclk),.bus_reset(tx_bus_reset),.reset(tx_dsp_reset),
164 ( .usbclk(usbclk),.bus_reset(tx_bus_reset),.reset(tx_dsp_reset),
406 .tx_bus_reset(tx_bus_reset),.rx_bus_reset(rx_bus_reset),
415 …strobe,serial_addr}),.debug_3({rx_dsp_reset,tx_dsp_reset,rx_bus_reset,tx_bus_reset,enable_rx,tx_un…
/dports/comms/uhd/uhd-90ce6062b6b5df2eddeee723777be85108e4e7c7/fpga/usrp1/toplevel/mrfm/
H A Dmrfm.v93 wire tx_dsp_reset, rx_dsp_reset, tx_bus_reset, rx_bus_reset; net
179 .tx_bus_reset(tx_bus_reset),.rx_bus_reset(rx_bus_reset),
/dports/comms/uhd/uhd-90ce6062b6b5df2eddeee723777be85108e4e7c7/fpga/usrp1/toplevel/usrp_std/
H A Dusrp_std.v99 wire tx_dsp_reset, rx_dsp_reset, tx_bus_reset, rx_bus_reset; net
133 ( .usbclk(usbclk), .bus_reset(tx_bus_reset),
311 .tx_bus_reset(tx_bus_reset),.rx_bus_reset(rx_bus_reset),