Home
last modified time | relevance | path

Searched refs:wr0b (Results 1 – 1 of 1) sorted by relevance

/dports/cad/verilator/verilator-4.216/test_regress/t/
H A Dt_mem_iforder.v22 wire wr0b = crc[17]; net
33 .wr0b (wr0b),
63 clk, wr0a, wr0b, wr1a, wr1b, inData
68 input wr0b; port
89 if (wr0b) begin