| /freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | AMDGPUISelLowering.h | 200 bool LegalOperations, bool ForCodeSize,
216 bool ForCodeSize) const override;
|
| H A D | AMDGPUISelLowering.cpp | 758 bool ForCodeSize) const { in isFPImmLegal()
868 SDValue Op, SelectionDAG &DAG, bool LegalOperations, bool ForCodeSize, in getNegatedExpression() argument
885 ForCodeSize, Cost, Depth + 1); in getNegatedExpression()
895 ForCodeSize, Cost, Depth); in getNegatedExpression()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/LoongArch/ |
| H A D | LoongArchISelLowering.h | 295 bool ForCodeSize) const override;
|
| H A D | LoongArchISelLowering.cpp | 4382 bool ForCodeSize) const { in isFPImmLegal()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/VE/ |
| H A D | VEISelLowering.h | 310 bool ForCodeSize) const override;
|
| H A D | VEISelLowering.cpp | 873 bool ForCodeSize) const { in isFPImmLegal()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/X86/ |
| H A D | X86ISelLowering.h | 1086 bool LegalOperations, bool ForCodeSize,
1391 bool ForCodeSize) const override;
|
| H A D | X86ISelLowering.cpp | 3002 bool ForCodeSize) const { in isFPImmLegal()
51622 bool ForCodeSize, in getNegatedExpression() argument
51659 Op.getOperand(i), DAG, LegalOperations, ForCodeSize, Depth + 1); in getNegatedExpression()
51678 ForCodeSize, Cost, Depth + 1)) in getNegatedExpression()
51684 ForCodeSize, Cost, Depth); in getNegatedExpression()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/Mips/ |
| H A D | MipsISelLowering.h | 670 bool ForCodeSize) const override;
|
| H A D | MipsISelLowering.cpp | 4328 bool ForCodeSize) const { in isFPImmLegal()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/SystemZ/ |
| H A D | SystemZISelLowering.h | 470 bool ForCodeSize) const override;
|
| H A D | SystemZISelLowering.cpp | 906 bool ForCodeSize) const { in isFPImmLegal()
|
| /freebsd/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | DAGCombiner.cpp | 160 bool ForCodeSize; member in __anon8fac8bd80111::DAGCombiner
252 ForCodeSize = DAG.shouldOptForSize(); in DAGCombiner()
11229 True, DAG, LegalOperations, ForCodeSize); in combineMinNumMaxNum()
11245 RHS, DAG, LegalOperations, ForCodeSize); in combineMinNumMaxNum()
17336 if (ForCodeSize) in visitFPOW()
18859 bool ForCodeSize = false; member
18868 explicit Cost(bool ForCodeSize) : ForCodeSize(ForCodeSize) {} in Cost()
18871 Cost(const LoadedSlice &LS, bool ForCodeSize) in Cost()
18872 : ForCodeSize(ForCodeSize), Loads(1) { in Cost()
19266 LoadedSlice::Cost OrigCost(ForCodeSize), GlobalSlicingCost(ForCodeSize); in isSlicingProfitable()
[all …]
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/Hexagon/ |
| H A D | HexagonISelLowering.h | 317 bool ForCodeSize) const override;
|
| H A D | HexagonISelLowering.cpp | 3642 bool ForCodeSize) const { in isFPImmLegal()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/ARM/ |
| H A D | ARMISelLowering.h | 605 bool ForCodeSize = false) const override;
|
| H A D | ARMISelLowering.cpp | 20973 bool ForCodeSize) const { in isFPImmLegal()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/ |
| H A D | RISCVISelLowering.h | 474 bool ForCodeSize) const override;
|
| H A D | RISCVISelLowering.cpp | 2103 bool ForCodeSize) const { in isFPImmLegal()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/PowerPC/ |
| H A D | PPCISelLowering.h | 1134 bool ForCodeSize) const override;
|
| H A D | PPCISelLowering.cpp | 17519 bool ForCodeSize) const { in isFPImmLegal()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/ |
| H A D | AArch64ISelLowering.h | 609 bool ForCodeSize) const override;
|
| H A D | AArch64InstrInfo.td | 926 def ForCodeSize : Predicate<"shouldOptForSize(MF)">;
|
| /freebsd/contrib/llvm-project/llvm/include/llvm/CodeGen/ |
| H A D | TargetLowering.h | 1174 bool ForCodeSize = false) const {
|