Searched refs:REV32 (Results 1 – 5 of 5) sorted by relevance
/freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/ |
H A D | AArch64SchedCyclone.td | 152 // CLS,CLZ,RBIT,REV,REV16,REV32 504 // CLS,CLZ,CNT,RBIT,REV16,REV32,REV64,XTN
|
H A D | AArch64ISelLowering.h | 205 REV32, enumerator
|
H A D | AArch64SchedFalkorDetails.td | 1207 def : InstRW<[FalkorWr_1XYZ_2cyc], (instregex "^(CLS|CLZ|RBIT|REV|REV16|REV32)(W|X)r$")>;
|
H A D | AArch64ISelLowering.cpp | 2451 MAKE_CASE(AArch64ISD::REV32) in getTargetNodeName() 9274 REVB = DAG.getNode(AArch64ISD::REV32, DL, VST, Op.getOperand(0)); in LowerBitreverse() 9281 REVB = DAG.getNode(AArch64ISD::REV32, DL, VST, Op.getOperand(0)); in LowerBitreverse() 11846 return DAG.getNode(AArch64ISD::REV32, dl, VT, OpLHS); in GeneratePerfectShuffle() 12254 return DAG.getNode(AArch64ISD::REV32, dl, V1.getValueType(), V1, V2); in LowerVECTOR_SHUFFLE()
|
H A D | AArch64InstrInfo.td | 718 def AArch64rev32 : SDNode<"AArch64ISD::REV32", SDT_AArch64UnaryVec>; 5044 defm REV32 : SIMDTwoVectorBH<1, 0b00000, "rev32", AArch64rev32>;
|