Home
last modified time | relevance | path

Searched refs:HAS_PCH_SPLIT (Results 1 – 23 of 23) sorted by relevance

/openbsd/sys/dev/pci/drm/i915/display/
H A Dintel_lvds.c245 if (HAS_PCH_SPLIT(i915)) { in intel_pre_enable_lvds()
461 if (HAS_PCH_SPLIT(i915)) in intel_lvds_compute_config()
860 if (HAS_PCH_SPLIT(i915)) in intel_lvds_init()
867 if (HAS_PCH_SPLIT(i915)) { in intel_lvds_init()
905 if (HAS_PCH_SPLIT(i915)) { in intel_lvds_init()
H A Dg4x_hdmi.c38 if (!HAS_PCH_SPLIT(dev_priv) && crtc_state->limited_color_range) in intel_hdmi_prepare()
136 if (HAS_PCH_SPLIT(i915)) in g4x_hdmi_compute_config()
183 if (!HAS_PCH_SPLIT(dev_priv) && in intel_hdmi_get_config()
721 if (HAS_PCH_SPLIT(dev_priv)) { in g4x_hdmi_init()
H A Dintel_crt.c194 if (!HAS_PCH_SPLIT(dev_priv)) in intel_crt_set_dpms()
476 bool turn_off_dac = HAS_PCH_SPLIT(dev_priv); in ilk_crt_detect_hotplug()
579 if (HAS_PCH_SPLIT(dev_priv)) in intel_crt_detect_hotplug()
1006 if (HAS_PCH_SPLIT(dev_priv)) in intel_crt_init()
1091 if (HAS_PCH_SPLIT(dev_priv)) { in intel_crt_init()
H A Dintel_dp_aux.c741 } else if (HAS_PCH_SPLIT(dev_priv)) { in intel_dp_aux_init()
753 else if (HAS_PCH_SPLIT(dev_priv)) in intel_dp_aux_init()
H A Dg4x_dp.c66 } else if (HAS_PCH_SPLIT(dev_priv)) { in g4x_dp_set_clock()
1347 (HAS_PCH_SPLIT(dev_priv) && port != PORT_A)) { in g4x_dp_init()
H A Dintel_sdvo.c222 if (HAS_PCH_SPLIT(dev_priv)) { in intel_sdvo_write_sdvox()
1360 if (HAS_PCH_SPLIT(to_i915(encoder->base.dev))) in intel_sdvo_compute_config()
3328 if (HAS_PCH_SPLIT(dev_priv)) in is_sdvo_port_valid()
3388 if (HAS_PCH_SPLIT(dev_priv)) { in intel_sdvo_init()
H A Dintel_display_irq.c1119 if (HAS_PCH_SPLIT(dev_priv) && !HAS_PCH_NOP(dev_priv) && in gen8_de_irq_handler()
1651 else if (HAS_PCH_SPLIT(dev_priv)) in gen8_de_irq_postinstall()
H A Dintel_pps.c1666 if (HAS_PCH_SPLIT(i915) || IS_GEMINILAKE(i915) || IS_BROXTON(i915)) in intel_pps_setup()
1684 if (HAS_PCH_SPLIT(dev_priv)) { in assert_pps_unlocked()
H A Dintel_display_device.c955 if (IS_GRAPHICS_VER(i915, 7, 8) && HAS_PCH_SPLIT(i915)) { in intel_display_device_info_runtime_init()
H A Dintel_hotplug_irq.c163 (!HAS_PCH_SPLIT(dev_priv) || HAS_PCH_NOP(dev_priv))) in intel_hpd_init_pins()
H A Dintel_hdmi.c976 else if (HAS_PCH_SPLIT(dev_priv)) in intel_hdmi_set_gcp_infoframe()
1001 else if (HAS_PCH_SPLIT(dev_priv)) in intel_hdmi_read_gcp_infoframe()
H A Dintel_display_debugfs.c65 else if (HAS_PCH_SPLIT(dev_priv)) in i915_sr_status()
H A Dintel_display_power_well.c872 if (!HAS_PCH_SPLIT(dev_priv)) in bxt_enable_dc9()
H A Dintel_display.c3826 else if (HAS_PCH_SPLIT(dev_priv)) in i9xx_pll_refclk()
6483 } else if (HAS_PCH_SPLIT(dev_priv)) { in intel_pipe_fastset()
7448 } else if (HAS_PCH_SPLIT(dev_priv)) { in intel_setup_outputs()
7816 } else if (HAS_PCH_SPLIT(dev_priv)) { in intel_init_display_hooks()
H A Dintel_dpll.c1557 else if (HAS_PCH_SPLIT(dev_priv)) in intel_dpll_init_clock_hook()
H A Dintel_backlight.c1824 } else if (HAS_PCH_SPLIT(i915)) { in intel_backlight_init_funcs()
H A Dintel_cdclk.c3411 else if (HAS_PCH_SPLIT(dev_priv)) in intel_read_rawclk()
H A Dintel_bios.c2807 !HAS_PCH_SPLIT(i915)); in init_vbt_defaults()
H A Di9xx_wm.c4009 if (HAS_PCH_SPLIT(dev_priv)) { in i9xx_wm_init()
H A Dintel_dp.c2277 if (HAS_PCH_SPLIT(dev_priv) && !HAS_DDI(dev_priv) && encoder->port != PORT_A) in intel_dp_compute_config()
/openbsd/sys/dev/pci/drm/i915/soc/
H A Dintel_pch.h87 #define HAS_PCH_SPLIT(dev_priv) (INTEL_PCH_TYPE(dev_priv) != PCH_NONE) macro
/openbsd/sys/dev/pci/drm/i915/
H A Di915_gpu_error.c1826 else if (HAS_PCH_SPLIT(i915)) in gt_record_display_regs()
1867 } else if (HAS_PCH_SPLIT(i915)) { in gt_record_global_nonguc_regs()
H A Di915_irq.c720 if (HAS_PCH_SPLIT(dev_priv)) in gen8_irq_reset()