| /openbsd/gnu/llvm/llvm/utils/TableGen/ |
| H A D | InfoByHwMode.cpp | 120 SpillSize = R->getValueAsInt("SpillSize"); in RegSizeInfo()
125 return std::tie(RegSize, SpillSize, SpillAlignment) < in operator <()
126 std::tie(I.RegSize, I.SpillSize, I.SpillAlignment); in operator <()
132 SpillSize <= I.SpillSize; in isSubClassOf()
136 OS << "[R=" << RegSize << ",S=" << SpillSize in writeToStream()
170 return std::tie(A0.SpillSize, A0.SpillAlignment) > in hasStricterSpillThan()
171 std::tie(B0.SpillSize, B0.SpillAlignment); in hasStricterSpillThan()
|
| H A D | InfoByHwMode.h | 148 unsigned SpillSize; member
155 return std::tie(RegSize, SpillSize, SpillAlignment) ==
156 std::tie(I.RegSize, I.SpillSize, I.SpillAlignment);
|
| H A D | RegisterBankEmitter.cpp | 84 else if (RCWithLargestRegsSize->RSI.get(DefaultMode).SpillSize < in addRegisterClass()
85 RC->RSI.get(DefaultMode).SpillSize) in addRegisterClass()
245 unsigned Size = RC.RSI.get(DefaultMode).SpillSize; in emitBaseClassImplementation()
|
| H A D | RegisterInfoEmitter.cpp | 1310 OS << " { " << RI.RegSize << ", " << RI.SpillSize << ", " in runTargetDesc()
1857 OS << ' ' << getModeName(M) << ':' << RC.RSI.get(M).SpillSize; in debugDump()
|
| H A D | CodeGenRegisters.cpp | 796 RI.RegSize = RI.SpillSize = Size ? Size in CodeGenRegisterClass()
|
| /openbsd/gnu/llvm/llvm/lib/CodeGen/ |
| H A D | PrologEpilogInserter.cpp | 313 int64_t SpillSize = 0; in runOnMachineFunction() local
317 SpillSize += MFI.getObjectSize(Idx); in runOnMachineFunction()
321 static_cast<float>(SpillSize) / static_cast<float>(StackSize); in runOnMachineFunction()
323 int64_t VariableSize = StackSize - SpillSize; in runOnMachineFunction()
325 SpillSize, StackSize, VariableSize, SpillPct, VarPct); in runOnMachineFunction()
|
| H A D | LiveDebugVariables.cpp | 1539 unsigned SpillSize; in rewriteLocations() local
1542 bool Success = TII.getStackSlotRange(TRC, Loc.getSubReg(), SpillSize, in rewriteLocations()
1854 unsigned SpillSize, SpillOffset; in emitDebugValues() local
1864 TII->getStackSlotRange(TRC, SubReg, SpillSize, SpillOffset, *MF); in emitDebugValues()
|
| H A D | TargetInstrInfo.cpp | 531 unsigned SpillSize; in foldPatchpoint() local
537 TII.getStackSlotRange(RC, MO.getSubReg(), SpillSize, SpillOffset, MF); in foldPatchpoint()
541 MIB.addImm(SpillSize); in foldPatchpoint()
|
| /openbsd/gnu/llvm/llvm/include/llvm/CodeGen/ |
| H A D | TargetRegisterInfo.h | 241 unsigned RegSize, SpillSize, SpillAlignment; member
286 return getRegClassInfo(RC).SpillSize / 8; in getSpillSize()
|
| /openbsd/gnu/llvm/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | StatepointLowering.cpp | 113 unsigned SpillSize = ValueType.getStoreSize(); in allocateStackSlot() local
114 assert((SpillSize * 8) == in allocateStackSlot()
132 if (MFI.getObjectSize(FI) == SpillSize) { in allocateStackSlot()
|
| /openbsd/gnu/llvm/llvm/lib/Target/AMDGPU/ |
| H A D | SIInstrInfo.cpp | 1592 unsigned SpillSize = TRI->getSpillSize(*RC); in storeRegToStackSlot() local
1603 const MCInstrDesc &OpDesc = get(getSGPRSpillSaveOpcode(SpillSize)); in storeRegToStackSlot()
1607 if (SrcReg.isVirtual() && SpillSize == 4) { in storeRegToStackSlot()
1623 ? getAVSpillSaveOpcode(SpillSize) in storeRegToStackSlot()
1625 ? getAGPRSpillSaveOpcode(SpillSize) in storeRegToStackSlot()
1626 : getVGPRSpillSaveOpcode(SpillSize); in storeRegToStackSlot()
1787 unsigned SpillSize = TRI->getSpillSize(*RC); in loadRegFromStackSlot() local
1805 if (DestReg.isVirtual() && SpillSize == 4) { in loadRegFromStackSlot()
1821 ? getAVSpillRestoreOpcode(SpillSize) in loadRegFromStackSlot()
1823 ? getAGPRSpillRestoreOpcode(SpillSize) in loadRegFromStackSlot()
[all …]
|
| /openbsd/gnu/llvm/llvm/lib/Target/PowerPC/ |
| H A D | PPCFrameLowering.cpp | 2048 const uint64_t SpillSize = 4; // Condition register is always 4 bytes. in determineCalleeSaves() local
2052 MFI.CreateFixedObject(SpillSize, SpillOffset, in determineCalleeSaves()
|
| /openbsd/gnu/llvm/llvm/lib/Target/X86/ |
| H A D | X86InstrInfo.cpp | 6854 unsigned SpillSize = STI.getRegisterInfo()->getSpillSize(*RC); in getBroadcastOpcode() local
6855 assert((SpillSize == 64 || STI.hasVLX()) && in getBroadcastOpcode()
6861 switch (SpillSize) { in getBroadcastOpcode()
6869 switch (SpillSize) { in getBroadcastOpcode()
6877 switch (SpillSize) { in getBroadcastOpcode()
6885 switch (SpillSize) { in getBroadcastOpcode()
|
| /openbsd/gnu/llvm/llvm/include/llvm/Target/ |
| H A D | Target.td | 60 int SpillSize = SS; // Spill slot size in bits.
|
| /openbsd/gnu/llvm/llvm/docs/ |
| H A D | WritingAnLLVMBackend.rst | 354 int SpillSize = 0;
|