xref: /dports/emulators/riscv-isa-sim/riscv-isa-sim-4f12984/riscv/insns/fsq.h

require_extension('Q');
require_fp;
MMU.store_float128(RS1 + insn.s_imm(), FRS2);