xref: /dports/emulators/riscv-isa-sim/riscv-isa-sim-4f12984/riscv/insns/sra.h

WRITE_RD(sext_xlen(sext_xlen(RS1) >> (RS2 & (xlen-1))));