xref: /dports/emulators/riscv-isa-sim/riscv-isa-sim-4f12984/riscv/insns/vmxor_mm.h

// vmxor.mm vd, vs2, vs1
VI_LOOP_MASK(vs2 ^ vs1);