1 /*
2  * Copyright (c) 2013, 2019, Oracle and/or its affiliates. All rights reserved.
3  * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
4  *
5  * This code is free software; you can redistribute it and/or modify it
6  * under the terms of the GNU General Public License version 2 only, as
7  * published by the Free Software Foundation.
8  *
9  * This code is distributed in the hope that it will be useful, but WITHOUT
10  * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
11  * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
12  * version 2 for more details (a copy is included in the LICENSE file that
13  * accompanied this code).
14  *
15  * You should have received a copy of the GNU General Public License version
16  * 2 along with this work; if not, write to the Free Software Foundation,
17  * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
18  *
19  * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
20  * or visit www.oracle.com if you need additional information or have any
21  * questions.
22  */
23 
24 
25 package org.graalvm.compiler.lir.amd64;
26 
27 import static jdk.vm.ci.code.ValueUtil.asStackSlot;
28 import static jdk.vm.ci.code.ValueUtil.isStackSlot;
29 
30 import jdk.internal.vm.compiler.collections.EconomicSet;
31 import org.graalvm.compiler.asm.amd64.AMD64MacroAssembler;
32 import org.graalvm.compiler.lir.LIRInstructionClass;
33 import org.graalvm.compiler.lir.Opcode;
34 import org.graalvm.compiler.lir.StandardOp.SaveRegistersOp;
35 import org.graalvm.compiler.lir.amd64.vector.AMD64VectorMove;
36 import org.graalvm.compiler.lir.asm.CompilationResultBuilder;
37 
38 import jdk.vm.ci.amd64.AMD64Kind;
39 import jdk.vm.ci.code.Register;
40 import jdk.vm.ci.code.StackSlot;
41 import jdk.vm.ci.meta.AllocatableValue;
42 
43 /**
44  * Saves registers to stack slots.
45  */
46 @Opcode("SAVE_REGISTER")
47 public class AMD64SaveRegistersOp extends SaveRegistersOp {
48     public static final LIRInstructionClass<AMD64SaveRegistersOp> TYPE = LIRInstructionClass.create(AMD64SaveRegistersOp.class);
49 
50     /**
51      *
52      * @param savedRegisters the registers saved by this operation which may be subject to
53      *            {@linkplain #remove(EconomicSet) pruning}
54      * @param savedRegisterLocations the slots to which the registers are saved
55      */
AMD64SaveRegistersOp(Register[] savedRegisters, AllocatableValue[] savedRegisterLocations)56     public AMD64SaveRegistersOp(Register[] savedRegisters, AllocatableValue[] savedRegisterLocations) {
57         super(TYPE, savedRegisters, savedRegisterLocations);
58     }
59 
AMD64SaveRegistersOp(LIRInstructionClass<AMD64VectorMove.SaveRegistersOp> type, Register[] savedRegisters, AllocatableValue[] slots)60     protected AMD64SaveRegistersOp(LIRInstructionClass<AMD64VectorMove.SaveRegistersOp> type, Register[] savedRegisters, AllocatableValue[] slots) {
61         super(type, savedRegisters, slots);
62     }
63 
saveRegister(CompilationResultBuilder crb, AMD64MacroAssembler masm, StackSlot result, Register input)64     protected void saveRegister(CompilationResultBuilder crb, AMD64MacroAssembler masm, StackSlot result, Register input) {
65         AMD64Move.reg2stack((AMD64Kind) result.getPlatformKind(), crb, masm, result, input);
66     }
67 
68     @Override
emitCode(CompilationResultBuilder crb)69     public void emitCode(CompilationResultBuilder crb) {
70         AMD64MacroAssembler masm = (AMD64MacroAssembler) crb.asm;
71         for (int i = 0; i < savedRegisters.length; i++) {
72             if (savedRegisters[i] != null) {
73                 assert isStackSlot(slots[i]) : "not a StackSlot: " + slots[i];
74                 saveRegister(crb, masm, asStackSlot(slots[i]), savedRegisters[i]);
75             }
76         }
77     }
78 }
79