xref: /dports/cad/yosys/yosys-yosys-0.12/tests/various/sv_defines_mismatch.ys

# Check that we spot mismatched brackets
logger -expect error "Mismatched brackets in macro argument: \[ and }." 1
read_verilog <<EOT
`define foo(x=[1,2})
EOT