1 /*
2  * Copyright (c) 2000, 2018, Oracle and/or its affiliates. All rights reserved.
3  * Copyright (c) 2012, 2018 SAP SE. All rights reserved.
4  * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
5  *
6  * This code is free software; you can redistribute it and/or modify it
7  * under the terms of the GNU General Public License version 2 only, as
8  * published by the Free Software Foundation.
9  *
10  * This code is distributed in the hope that it will be useful, but WITHOUT
11  * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
12  * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
13  * version 2 for more details (a copy is included in the LICENSE file that
14  * accompanied this code).
15  *
16  * You should have received a copy of the GNU General Public License version
17  * 2 along with this work; if not, write to the Free Software Foundation,
18  * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
19  *
20  * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
21  * or visit www.oracle.com if you need additional information or have any
22  * questions.
23  *
24  */
25 
26 #include "precompiled.hpp"
27 #include "runtime/icache.hpp"
28 
29 // Use inline assembler to implement icache flush.
ppc64_flush_icache(address start,int lines,int magic)30 int ICache::ppc64_flush_icache(address start, int lines, int magic) {
31   address end = start + (unsigned int)lines*ICache::line_size;
32   assert(start <= end, "flush_icache parms");
33 
34   // Store modified cache lines from data cache.
35   for (address a = start; a < end; a += ICache::line_size) {
36     __asm__ __volatile__(
37      "dcbst 0, %0  \n"
38      :
39      : "r" (a)
40      : "memory");
41   }
42 
43   // sync instruction
44   __asm__ __volatile__(
45      "sync \n"
46      :
47      :
48      : "memory");
49 
50   // Invalidate respective cache lines in instruction cache.
51   for (address a = start; a < end; a += ICache::line_size) {
52     __asm__ __volatile__(
53      "icbi 0, %0   \n"
54      :
55      : "r" (a)
56      : "memory");
57   }
58 
59   // Discard fetched instructions.
60   __asm__ __volatile__(
61      "isync \n"
62      :
63      :
64      : "memory");
65 
66   return magic;
67 }
68 
generate_icache_flush(ICache::flush_icache_stub_t * flush_icache_stub)69 void ICacheStubGenerator::generate_icache_flush(ICache::flush_icache_stub_t* flush_icache_stub) {
70 
71   *flush_icache_stub = (ICache::flush_icache_stub_t)ICache::ppc64_flush_icache;
72 
73   // First call to flush itself.
74   // Pointless since we call C, but it is expected to get
75   // executed during VM_Version::determine_features().
76   ICache::invalidate_range((address)(*flush_icache_stub), 0);
77 }
78