1 /*
2 * Copyright 2008 Advanced Micro Devices, Inc.
3 * Copyright 2008 Red Hat Inc.
4 * Copyright 2009 Christian König.
5 *
6 * Permission is hereby granted, free of charge, to any person obtaining a
7 * copy of this software and associated documentation files (the "Software"),
8 * to deal in the Software without restriction, including without limitation
9 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
10 * and/or sell copies of the Software, and to permit persons to whom the
11 * Software is furnished to do so, subject to the following conditions:
12 *
13 * The above copyright notice and this permission notice shall be included in
14 * all copies or substantial portions of the Software.
15 *
16 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
17 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
18 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
19 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
20 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
21 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
22 * OTHER DEALINGS IN THE SOFTWARE.
23 *
24 * Authors: Christian König
25 * Rafał Miłecki
26 */
27 #include <linux/hdmi.h>
28 #include <drm/drmP.h>
29 #include <drm/radeon_drm.h>
30 #include "radeon.h"
31 #include "radeon_asic.h"
32 #include "evergreend.h"
33 #include "atom.h"
34
35 extern void dce6_afmt_write_speaker_allocation(struct drm_encoder *encoder);
36 extern void dce6_afmt_write_sad_regs(struct drm_encoder *encoder);
37 extern void dce6_afmt_select_pin(struct drm_encoder *encoder);
38 extern void dce6_afmt_write_latency_fields(struct drm_encoder *encoder,
39 struct drm_display_mode *mode);
40
41 /*
42 * update the N and CTS parameters for a given pixel clock rate
43 */
evergreen_hdmi_update_ACR(struct drm_encoder * encoder,uint32_t clock)44 static void evergreen_hdmi_update_ACR(struct drm_encoder *encoder, uint32_t clock)
45 {
46 struct drm_device *dev = encoder->dev;
47 struct radeon_device *rdev = dev->dev_private;
48 struct radeon_hdmi_acr acr = r600_hdmi_acr(clock);
49 struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
50 struct radeon_encoder_atom_dig *dig = radeon_encoder->enc_priv;
51 uint32_t offset = dig->afmt->offset;
52
53 WREG32(HDMI_ACR_32_0 + offset, HDMI_ACR_CTS_32(acr.cts_32khz));
54 WREG32(HDMI_ACR_32_1 + offset, acr.n_32khz);
55
56 WREG32(HDMI_ACR_44_0 + offset, HDMI_ACR_CTS_44(acr.cts_44_1khz));
57 WREG32(HDMI_ACR_44_1 + offset, acr.n_44_1khz);
58
59 WREG32(HDMI_ACR_48_0 + offset, HDMI_ACR_CTS_48(acr.cts_48khz));
60 WREG32(HDMI_ACR_48_1 + offset, acr.n_48khz);
61 }
62
dce4_afmt_write_latency_fields(struct drm_encoder * encoder,struct drm_display_mode * mode)63 static void dce4_afmt_write_latency_fields(struct drm_encoder *encoder,
64 struct drm_display_mode *mode)
65 {
66 struct radeon_device *rdev = encoder->dev->dev_private;
67 struct drm_connector *connector;
68 struct radeon_connector *radeon_connector = NULL;
69 u32 tmp = 0;
70
71 list_for_each_entry(connector, &encoder->dev->mode_config.connector_list, head) {
72 if (connector->encoder == encoder) {
73 radeon_connector = to_radeon_connector(connector);
74 break;
75 }
76 }
77
78 if (!radeon_connector) {
79 DRM_ERROR("Couldn't find encoder's connector\n");
80 return;
81 }
82
83 if (mode->flags & DRM_MODE_FLAG_INTERLACE) {
84 if (connector->latency_present[1])
85 tmp = VIDEO_LIPSYNC(connector->video_latency[1]) |
86 AUDIO_LIPSYNC(connector->audio_latency[1]);
87 else
88 tmp = VIDEO_LIPSYNC(255) | AUDIO_LIPSYNC(255);
89 } else {
90 if (connector->latency_present[0])
91 tmp = VIDEO_LIPSYNC(connector->video_latency[0]) |
92 AUDIO_LIPSYNC(connector->audio_latency[0]);
93 else
94 tmp = VIDEO_LIPSYNC(255) | AUDIO_LIPSYNC(255);
95 }
96 WREG32(AZ_F0_CODEC_PIN0_CONTROL_RESPONSE_LIPSYNC, tmp);
97 }
98
dce4_afmt_write_speaker_allocation(struct drm_encoder * encoder)99 static void dce4_afmt_write_speaker_allocation(struct drm_encoder *encoder)
100 {
101 struct radeon_device *rdev = encoder->dev->dev_private;
102 struct drm_connector *connector;
103 struct radeon_connector *radeon_connector = NULL;
104 u32 tmp;
105 u8 *sadb;
106 int sad_count;
107
108 list_for_each_entry(connector, &encoder->dev->mode_config.connector_list, head) {
109 if (connector->encoder == encoder) {
110 radeon_connector = to_radeon_connector(connector);
111 break;
112 }
113 }
114
115 if (!radeon_connector) {
116 DRM_ERROR("Couldn't find encoder's connector\n");
117 return;
118 }
119
120 sad_count = drm_edid_to_speaker_allocation(radeon_connector->edid, &sadb);
121 if (sad_count <= 0) {
122 DRM_ERROR("Couldn't read Speaker Allocation Data Block: %d\n", sad_count);
123 return;
124 }
125
126 /* program the speaker allocation */
127 tmp = RREG32(AZ_F0_CODEC_PIN0_CONTROL_CHANNEL_SPEAKER);
128 tmp &= ~(DP_CONNECTION | SPEAKER_ALLOCATION_MASK);
129 /* set HDMI mode */
130 tmp |= HDMI_CONNECTION;
131 if (sad_count)
132 tmp |= SPEAKER_ALLOCATION(sadb[0]);
133 else
134 tmp |= SPEAKER_ALLOCATION(5); /* stereo */
135 WREG32(AZ_F0_CODEC_PIN0_CONTROL_CHANNEL_SPEAKER, tmp);
136
137 kfree(sadb);
138 }
139
evergreen_hdmi_write_sad_regs(struct drm_encoder * encoder)140 static void evergreen_hdmi_write_sad_regs(struct drm_encoder *encoder)
141 {
142 struct radeon_device *rdev = encoder->dev->dev_private;
143 struct drm_connector *connector;
144 struct radeon_connector *radeon_connector = NULL;
145 struct cea_sad *sads;
146 int i, sad_count;
147
148 static const u16 eld_reg_to_type[][2] = {
149 { AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR0, HDMI_AUDIO_CODING_TYPE_PCM },
150 { AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR1, HDMI_AUDIO_CODING_TYPE_AC3 },
151 { AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR2, HDMI_AUDIO_CODING_TYPE_MPEG1 },
152 { AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR3, HDMI_AUDIO_CODING_TYPE_MP3 },
153 { AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR4, HDMI_AUDIO_CODING_TYPE_MPEG2 },
154 { AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR5, HDMI_AUDIO_CODING_TYPE_AAC_LC },
155 { AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR6, HDMI_AUDIO_CODING_TYPE_DTS },
156 { AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR7, HDMI_AUDIO_CODING_TYPE_ATRAC },
157 { AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR9, HDMI_AUDIO_CODING_TYPE_EAC3 },
158 { AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR10, HDMI_AUDIO_CODING_TYPE_DTS_HD },
159 { AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR11, HDMI_AUDIO_CODING_TYPE_MLP },
160 { AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR13, HDMI_AUDIO_CODING_TYPE_WMA_PRO },
161 };
162
163 list_for_each_entry(connector, &encoder->dev->mode_config.connector_list, head) {
164 if (connector->encoder == encoder) {
165 radeon_connector = to_radeon_connector(connector);
166 break;
167 }
168 }
169
170 if (!radeon_connector) {
171 DRM_ERROR("Couldn't find encoder's connector\n");
172 return;
173 }
174
175 sad_count = drm_edid_to_sad(radeon_connector->edid, &sads);
176 if (sad_count <= 0) {
177 DRM_ERROR("Couldn't read SADs: %d\n", sad_count);
178 return;
179 }
180 BUG_ON(!sads);
181
182 for (i = 0; i < ARRAY_SIZE(eld_reg_to_type); i++) {
183 u32 value = 0;
184 u8 stereo_freqs = 0;
185 int max_channels = -1;
186 int j;
187
188 for (j = 0; j < sad_count; j++) {
189 struct cea_sad *sad = &sads[j];
190
191 if (sad->format == eld_reg_to_type[i][1]) {
192 if (sad->channels > max_channels) {
193 value = MAX_CHANNELS(sad->channels) |
194 DESCRIPTOR_BYTE_2(sad->byte2) |
195 SUPPORTED_FREQUENCIES(sad->freq);
196 max_channels = sad->channels;
197 }
198
199 if (sad->format == HDMI_AUDIO_CODING_TYPE_PCM)
200 stereo_freqs |= sad->freq;
201 else
202 break;
203 }
204 }
205
206 value |= SUPPORTED_FREQUENCIES_STEREO(stereo_freqs);
207
208 WREG32(eld_reg_to_type[i][0], value);
209 }
210
211 kfree(sads);
212 }
213
214 /*
215 * build a HDMI Video Info Frame
216 */
evergreen_hdmi_update_avi_infoframe(struct drm_encoder * encoder,const void * buffer,size_t size)217 static void evergreen_hdmi_update_avi_infoframe(struct drm_encoder *encoder,
218 const void *buffer, size_t size)
219 {
220 struct drm_device *dev = encoder->dev;
221 struct radeon_device *rdev = dev->dev_private;
222 struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
223 struct radeon_encoder_atom_dig *dig = radeon_encoder->enc_priv;
224 uint32_t offset = dig->afmt->offset;
225 const uint8_t *frame = (const uint8_t *)buffer + 3;
226 const uint8_t *header = buffer;
227
228 WREG32(AFMT_AVI_INFO0 + offset,
229 frame[0x0] | (frame[0x1] << 8) | (frame[0x2] << 16) | (frame[0x3] << 24));
230 WREG32(AFMT_AVI_INFO1 + offset,
231 frame[0x4] | (frame[0x5] << 8) | (frame[0x6] << 16) | (frame[0x7] << 24));
232 WREG32(AFMT_AVI_INFO2 + offset,
233 frame[0x8] | (frame[0x9] << 8) | (frame[0xA] << 16) | (frame[0xB] << 24));
234 WREG32(AFMT_AVI_INFO3 + offset,
235 frame[0xC] | (frame[0xD] << 8) | (header[1] << 24));
236 }
237
evergreen_audio_set_dto(struct drm_encoder * encoder,u32 clock)238 static void evergreen_audio_set_dto(struct drm_encoder *encoder, u32 clock)
239 {
240 struct drm_device *dev = encoder->dev;
241 struct radeon_device *rdev = dev->dev_private;
242 struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
243 struct radeon_encoder_atom_dig *dig = radeon_encoder->enc_priv;
244 struct radeon_crtc *radeon_crtc = to_radeon_crtc(encoder->crtc);
245 u32 base_rate = 24000;
246 u32 max_ratio = clock / base_rate;
247 u32 dto_phase;
248 u32 dto_modulo = clock;
249 u32 wallclock_ratio;
250 u32 dto_cntl;
251
252 if (!dig || !dig->afmt)
253 return;
254
255 if (ASIC_IS_DCE6(rdev)) {
256 dto_phase = 24 * 1000;
257 } else {
258 if (max_ratio >= 8) {
259 dto_phase = 192 * 1000;
260 wallclock_ratio = 3;
261 } else if (max_ratio >= 4) {
262 dto_phase = 96 * 1000;
263 wallclock_ratio = 2;
264 } else if (max_ratio >= 2) {
265 dto_phase = 48 * 1000;
266 wallclock_ratio = 1;
267 } else {
268 dto_phase = 24 * 1000;
269 wallclock_ratio = 0;
270 }
271 dto_cntl = RREG32(DCCG_AUDIO_DTO0_CNTL) & ~DCCG_AUDIO_DTO_WALLCLOCK_RATIO_MASK;
272 dto_cntl |= DCCG_AUDIO_DTO_WALLCLOCK_RATIO(wallclock_ratio);
273 WREG32(DCCG_AUDIO_DTO0_CNTL, dto_cntl);
274 }
275
276 /* XXX two dtos; generally use dto0 for hdmi */
277 /* Express [24MHz / target pixel clock] as an exact rational
278 * number (coefficient of two integer numbers. DCCG_AUDIO_DTOx_PHASE
279 * is the numerator, DCCG_AUDIO_DTOx_MODULE is the denominator
280 */
281 WREG32(DCCG_AUDIO_DTO_SOURCE, DCCG_AUDIO_DTO0_SOURCE_SEL(radeon_crtc->crtc_id));
282 WREG32(DCCG_AUDIO_DTO0_PHASE, dto_phase);
283 WREG32(DCCG_AUDIO_DTO0_MODULE, dto_modulo);
284 }
285
286
287 /*
288 * update the info frames with the data from the current display mode
289 */
evergreen_hdmi_setmode(struct drm_encoder * encoder,struct drm_display_mode * mode)290 void evergreen_hdmi_setmode(struct drm_encoder *encoder, struct drm_display_mode *mode)
291 {
292 struct drm_device *dev = encoder->dev;
293 struct radeon_device *rdev = dev->dev_private;
294 struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
295 struct radeon_encoder_atom_dig *dig = radeon_encoder->enc_priv;
296 u8 buffer[HDMI_INFOFRAME_HEADER_SIZE + HDMI_AVI_INFOFRAME_SIZE];
297 struct hdmi_avi_infoframe frame;
298 uint32_t offset;
299 ssize_t err;
300
301 if (!dig || !dig->afmt)
302 return;
303
304 /* Silent, r600_hdmi_enable will raise WARN for us */
305 if (!dig->afmt->enabled)
306 return;
307 offset = dig->afmt->offset;
308
309 /* disable audio prior to setting up hw */
310 if (ASIC_IS_DCE6(rdev)) {
311 dig->afmt->pin = dce6_audio_get_pin(rdev);
312 dce6_audio_enable(rdev, dig->afmt->pin, false);
313 } else {
314 dig->afmt->pin = r600_audio_get_pin(rdev);
315 r600_audio_enable(rdev, dig->afmt->pin, false);
316 }
317
318 evergreen_audio_set_dto(encoder, mode->clock);
319
320 WREG32(HDMI_VBI_PACKET_CONTROL + offset,
321 HDMI_NULL_SEND); /* send null packets when required */
322
323 WREG32(AFMT_AUDIO_CRC_CONTROL + offset, 0x1000);
324
325 WREG32(HDMI_VBI_PACKET_CONTROL + offset,
326 HDMI_NULL_SEND | /* send null packets when required */
327 HDMI_GC_SEND | /* send general control packets */
328 HDMI_GC_CONT); /* send general control packets every frame */
329
330 WREG32(HDMI_INFOFRAME_CONTROL0 + offset,
331 HDMI_AUDIO_INFO_SEND | /* enable audio info frames (frames won't be set until audio is enabled) */
332 HDMI_AUDIO_INFO_CONT); /* required for audio info values to be updated */
333
334 WREG32(AFMT_INFOFRAME_CONTROL0 + offset,
335 AFMT_AUDIO_INFO_UPDATE); /* required for audio info values to be updated */
336
337 WREG32(HDMI_INFOFRAME_CONTROL1 + offset,
338 HDMI_AUDIO_INFO_LINE(2)); /* anything other than 0 */
339
340 WREG32(HDMI_GC + offset, 0); /* unset HDMI_GC_AVMUTE */
341
342 WREG32(HDMI_AUDIO_PACKET_CONTROL + offset,
343 HDMI_AUDIO_DELAY_EN(1) | /* set the default audio delay */
344 HDMI_AUDIO_PACKETS_PER_LINE(3)); /* should be suffient for all audio modes and small enough for all hblanks */
345
346 WREG32(AFMT_AUDIO_PACKET_CONTROL + offset,
347 AFMT_60958_CS_UPDATE); /* allow 60958 channel status fields to be updated */
348
349 /* fglrx clears sth in AFMT_AUDIO_PACKET_CONTROL2 here */
350
351 WREG32(HDMI_ACR_PACKET_CONTROL + offset,
352 HDMI_ACR_SOURCE | /* select SW CTS value */
353 HDMI_ACR_AUTO_SEND); /* allow hw to sent ACR packets when required */
354
355 evergreen_hdmi_update_ACR(encoder, mode->clock);
356
357 WREG32(AFMT_60958_0 + offset,
358 AFMT_60958_CS_CHANNEL_NUMBER_L(1));
359
360 WREG32(AFMT_60958_1 + offset,
361 AFMT_60958_CS_CHANNEL_NUMBER_R(2));
362
363 WREG32(AFMT_60958_2 + offset,
364 AFMT_60958_CS_CHANNEL_NUMBER_2(3) |
365 AFMT_60958_CS_CHANNEL_NUMBER_3(4) |
366 AFMT_60958_CS_CHANNEL_NUMBER_4(5) |
367 AFMT_60958_CS_CHANNEL_NUMBER_5(6) |
368 AFMT_60958_CS_CHANNEL_NUMBER_6(7) |
369 AFMT_60958_CS_CHANNEL_NUMBER_7(8));
370
371 if (ASIC_IS_DCE6(rdev)) {
372 dce6_afmt_write_speaker_allocation(encoder);
373 } else {
374 dce4_afmt_write_speaker_allocation(encoder);
375 }
376
377 WREG32(AFMT_AUDIO_PACKET_CONTROL2 + offset,
378 AFMT_AUDIO_CHANNEL_ENABLE(0xff));
379
380 /* fglrx sets 0x40 in 0x5f80 here */
381
382 if (ASIC_IS_DCE6(rdev)) {
383 dce6_afmt_select_pin(encoder);
384 dce6_afmt_write_sad_regs(encoder);
385 dce6_afmt_write_latency_fields(encoder, mode);
386 } else {
387 evergreen_hdmi_write_sad_regs(encoder);
388 dce4_afmt_write_latency_fields(encoder, mode);
389 }
390
391 err = drm_hdmi_avi_infoframe_from_display_mode(&frame, mode);
392 if (err < 0) {
393 DRM_ERROR("failed to setup AVI infoframe: %zd\n", err);
394 return;
395 }
396
397 err = hdmi_avi_infoframe_pack(&frame, buffer, sizeof(buffer));
398 if (err < 0) {
399 DRM_ERROR("failed to pack AVI infoframe: %zd\n", err);
400 return;
401 }
402
403 evergreen_hdmi_update_avi_infoframe(encoder, buffer, sizeof(buffer));
404
405 WREG32_OR(HDMI_INFOFRAME_CONTROL0 + offset,
406 HDMI_AVI_INFO_SEND | /* enable AVI info frames */
407 HDMI_AVI_INFO_CONT); /* required for audio info values to be updated */
408
409 WREG32_P(HDMI_INFOFRAME_CONTROL1 + offset,
410 HDMI_AVI_INFO_LINE(2), /* anything other than 0 */
411 ~HDMI_AVI_INFO_LINE_MASK);
412
413 WREG32_OR(AFMT_AUDIO_PACKET_CONTROL + offset,
414 AFMT_AUDIO_SAMPLE_SEND); /* send audio packets */
415
416 /* it's unknown what these bits do excatly, but it's indeed quite useful for debugging */
417 WREG32(AFMT_RAMP_CONTROL0 + offset, 0x00FFFFFF);
418 WREG32(AFMT_RAMP_CONTROL1 + offset, 0x007FFFFF);
419 WREG32(AFMT_RAMP_CONTROL2 + offset, 0x00000001);
420 WREG32(AFMT_RAMP_CONTROL3 + offset, 0x00000001);
421
422 /* enable audio after to setting up hw */
423 if (ASIC_IS_DCE6(rdev))
424 dce6_audio_enable(rdev, dig->afmt->pin, true);
425 else
426 r600_audio_enable(rdev, dig->afmt->pin, true);
427 }
428
evergreen_hdmi_enable(struct drm_encoder * encoder,bool enable)429 void evergreen_hdmi_enable(struct drm_encoder *encoder, bool enable)
430 {
431 struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
432 struct radeon_encoder_atom_dig *dig = radeon_encoder->enc_priv;
433
434 if (!dig || !dig->afmt)
435 return;
436
437 /* Silent, r600_hdmi_enable will raise WARN for us */
438 if (enable && dig->afmt->enabled)
439 return;
440 if (!enable && !dig->afmt->enabled)
441 return;
442
443 dig->afmt->enabled = enable;
444
445 DRM_DEBUG("%sabling HDMI interface @ 0x%04X for encoder 0x%x\n",
446 enable ? "En" : "Dis", dig->afmt->offset, radeon_encoder->encoder_id);
447 }
448