1// SPDX-License-Identifier: GPL-2.0 2/* 3 * Samsung's Exynos54xx SoC series common device tree source 4 * 5 * Copyright (c) 2012-2013 Samsung Electronics Co., Ltd. 6 * http://www.samsung.com 7 * Copyright (c) 2016 Krzysztof Kozlowski 8 * 9 * Device nodes common for Samsung Exynos5410/5420/5422/5800. Specific 10 * Exynos 54xx SoCs should include this file and customize it further 11 * (e.g. with clocks). 12 */ 13 14#include "exynos5.dtsi" 15 16/ { 17 compatible = "samsung,exynos5"; 18 19 aliases { 20 i2c4 = &hsi2c_4; 21 i2c5 = &hsi2c_5; 22 i2c6 = &hsi2c_6; 23 i2c7 = &hsi2c_7; 24 usbdrdphy0 = &usbdrd_phy0; 25 usbdrdphy1 = &usbdrd_phy1; 26 }; 27 28 arm_a7_pmu: arm-a7-pmu { 29 compatible = "arm,cortex-a7-pmu"; 30 interrupt-parent = <&gic>; 31 interrupts = <GIC_SPI 160 IRQ_TYPE_LEVEL_HIGH>, 32 <GIC_SPI 161 IRQ_TYPE_LEVEL_HIGH>, 33 <GIC_SPI 162 IRQ_TYPE_LEVEL_HIGH>, 34 <GIC_SPI 163 IRQ_TYPE_LEVEL_HIGH>; 35 status = "disabled"; 36 }; 37 38 arm_a15_pmu: arm-a15-pmu { 39 compatible = "arm,cortex-a15-pmu"; 40 interrupt-parent = <&combiner>; 41 interrupts = <1 2>, 42 <7 0>, 43 <16 6>, 44 <19 2>; 45 status = "disabled"; 46 }; 47 48 timer: timer { 49 compatible = "arm,armv7-timer"; 50 interrupts = <GIC_PPI 13 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>, 51 <GIC_PPI 14 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>, 52 <GIC_PPI 11 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>, 53 <GIC_PPI 10 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>; 54 clock-frequency = <24000000>; 55 }; 56 57 soc: soc { 58 sram@2020000 { 59 compatible = "mmio-sram"; 60 reg = <0x02020000 0x54000>; 61 #address-cells = <1>; 62 #size-cells = <1>; 63 ranges = <0 0x02020000 0x54000>; 64 65 smp-sram@0 { 66 compatible = "samsung,exynos4210-sysram"; 67 reg = <0x0 0x1000>; 68 }; 69 70 smp-sram@53000 { 71 compatible = "samsung,exynos4210-sysram-ns"; 72 reg = <0x53000 0x1000>; 73 }; 74 }; 75 76 mct: timer@101c0000 { 77 compatible = "samsung,exynos4210-mct"; 78 reg = <0x101c0000 0xb00>; 79 interrupts-extended = <&combiner 23 3>, 80 <&combiner 23 4>, 81 <&combiner 25 2>, 82 <&combiner 25 3>, 83 <&gic GIC_SPI 120 IRQ_TYPE_LEVEL_HIGH>, 84 <&gic GIC_SPI 121 IRQ_TYPE_LEVEL_HIGH>, 85 <&gic GIC_SPI 122 IRQ_TYPE_LEVEL_HIGH>, 86 <&gic GIC_SPI 123 IRQ_TYPE_LEVEL_HIGH>, 87 <&gic GIC_SPI 128 IRQ_TYPE_LEVEL_HIGH>, 88 <&gic GIC_SPI 129 IRQ_TYPE_LEVEL_HIGH>, 89 <&gic GIC_SPI 130 IRQ_TYPE_LEVEL_HIGH>, 90 <&gic GIC_SPI 131 IRQ_TYPE_LEVEL_HIGH>; 91 }; 92 93 watchdog: watchdog@101d0000 { 94 compatible = "samsung,exynos5420-wdt"; 95 reg = <0x101d0000 0x100>; 96 interrupts = <GIC_SPI 42 IRQ_TYPE_LEVEL_HIGH>; 97 }; 98 99 adc: adc@12d10000 { 100 compatible = "samsung,exynos-adc-v2"; 101 reg = <0x12d10000 0x100>; 102 interrupts = <GIC_SPI 106 IRQ_TYPE_LEVEL_HIGH>; 103 #io-channel-cells = <1>; 104 status = "disabled"; 105 }; 106 107 /* i2c_0-3 are defined in exynos5.dtsi */ 108 hsi2c_4: i2c@12ca0000 { 109 compatible = "samsung,exynos5250-hsi2c"; 110 reg = <0x12ca0000 0x1000>; 111 interrupts = <GIC_SPI 60 IRQ_TYPE_LEVEL_HIGH>; 112 #address-cells = <1>; 113 #size-cells = <0>; 114 status = "disabled"; 115 }; 116 117 hsi2c_5: i2c@12cb0000 { 118 compatible = "samsung,exynos5250-hsi2c"; 119 reg = <0x12cb0000 0x1000>; 120 interrupts = <GIC_SPI 61 IRQ_TYPE_LEVEL_HIGH>; 121 #address-cells = <1>; 122 #size-cells = <0>; 123 status = "disabled"; 124 }; 125 126 hsi2c_6: i2c@12cc0000 { 127 compatible = "samsung,exynos5250-hsi2c"; 128 reg = <0x12cc0000 0x1000>; 129 interrupts = <GIC_SPI 62 IRQ_TYPE_LEVEL_HIGH>; 130 #address-cells = <1>; 131 #size-cells = <0>; 132 status = "disabled"; 133 }; 134 135 hsi2c_7: i2c@12cd0000 { 136 compatible = "samsung,exynos5250-hsi2c"; 137 reg = <0x12cd0000 0x1000>; 138 interrupts = <GIC_SPI 63 IRQ_TYPE_LEVEL_HIGH>; 139 #address-cells = <1>; 140 #size-cells = <0>; 141 status = "disabled"; 142 }; 143 144 usbdrd3_0: usb3-0 { 145 compatible = "samsung,exynos5250-dwusb3"; 146 #address-cells = <1>; 147 #size-cells = <1>; 148 ranges; 149 150 usbdrd_dwc3_0: usb@12000000 { 151 compatible = "snps,dwc3"; 152 reg = <0x12000000 0x10000>; 153 interrupts = <GIC_SPI 72 IRQ_TYPE_LEVEL_HIGH>; 154 phys = <&usbdrd_phy0 0>, <&usbdrd_phy0 1>; 155 phy-names = "usb2-phy", "usb3-phy"; 156 snps,dis_u3_susphy_quirk; 157 }; 158 }; 159 160 usbdrd_phy0: phy@12100000 { 161 compatible = "samsung,exynos5420-usbdrd-phy"; 162 reg = <0x12100000 0x100>; 163 #phy-cells = <1>; 164 }; 165 166 usbdrd3_1: usb3-1 { 167 compatible = "samsung,exynos5250-dwusb3"; 168 #address-cells = <1>; 169 #size-cells = <1>; 170 ranges; 171 172 usbdrd_dwc3_1: usb@12400000 { 173 compatible = "snps,dwc3"; 174 reg = <0x12400000 0x10000>; 175 phys = <&usbdrd_phy1 0>, <&usbdrd_phy1 1>; 176 phy-names = "usb2-phy", "usb3-phy"; 177 snps,dis_u3_susphy_quirk; 178 }; 179 }; 180 181 usbdrd_phy1: phy@12500000 { 182 compatible = "samsung,exynos5420-usbdrd-phy"; 183 reg = <0x12500000 0x100>; 184 #phy-cells = <1>; 185 }; 186 187 usbhost2: usb@12110000 { 188 compatible = "samsung,exynos4210-ehci"; 189 reg = <0x12110000 0x100>; 190 interrupts = <GIC_SPI 71 IRQ_TYPE_LEVEL_HIGH>; 191 phys = <&usb2_phy 0>; 192 phy-names = "host"; 193 }; 194 195 usbhost1: usb@12120000 { 196 compatible = "samsung,exynos4210-ohci"; 197 reg = <0x12120000 0x100>; 198 interrupts = <GIC_SPI 71 IRQ_TYPE_LEVEL_HIGH>; 199 phys = <&usb2_phy 0>; 200 phy-names = "host"; 201 }; 202 203 usb2_phy: phy@12130000 { 204 compatible = "samsung,exynos5420-usb2-phy"; 205 reg = <0x12130000 0x100>; 206 #phy-cells = <1>; 207 }; 208 }; 209}; 210