1/* 2 * Copyright 2017 - Alexandre Torgue <alexandre.torgue@st.com> 3 * 4 * This file is dual-licensed: you can use it either under the terms 5 * of the GPL or the X11 license, at your option. Note that this dual 6 * licensing only applies to this file, and not this project as a 7 * whole. 8 * 9 * a) This file is free software; you can redistribute it and/or 10 * modify it under the terms of the GNU General Public License as 11 * published by the Free Software Foundation; either version 2 of the 12 * License, or (at your option) any later version. 13 * 14 * This file is distributed in the hope that it will be useful, 15 * but WITHOUT ANY WARRANTY; without even the implied warranty of 16 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the 17 * GNU General Public License for more details. 18 * 19 * Or, alternatively, 20 * 21 * b) Permission is hereby granted, free of charge, to any person 22 * obtaining a copy of this software and associated documentation 23 * files (the "Software"), to deal in the Software without 24 * restriction, including without limitation the rights to use, 25 * copy, modify, merge, publish, distribute, sublicense, and/or 26 * sell copies of the Software, and to permit persons to whom the 27 * Software is furnished to do so, subject to the following 28 * conditions: 29 * 30 * The above copyright notice and this permission notice shall be 31 * included in all copies or substantial portions of the Software. 32 * 33 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, 34 * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES 35 * OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND 36 * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT 37 * HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, 38 * WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING 39 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR 40 * OTHER DEALINGS IN THE SOFTWARE. 41 */ 42 43#include "armv7-m.dtsi" 44#include <dt-bindings/clock/stm32h7-clks.h> 45#include <dt-bindings/mfd/stm32h7-rcc.h> 46#include <dt-bindings/interrupt-controller/irq.h> 47 48/ { 49 #address-cells = <1>; 50 #size-cells = <1>; 51 52 clocks { 53 clk_hse: clk-hse { 54 #clock-cells = <0>; 55 compatible = "fixed-clock"; 56 clock-frequency = <0>; 57 }; 58 59 clk_lse: clk-lse { 60 #clock-cells = <0>; 61 compatible = "fixed-clock"; 62 clock-frequency = <32768>; 63 }; 64 65 clk_i2s: i2s_ckin { 66 #clock-cells = <0>; 67 compatible = "fixed-clock"; 68 clock-frequency = <0>; 69 }; 70 }; 71 72 soc { 73 timer5: timer@40000c00 { 74 compatible = "st,stm32-timer"; 75 reg = <0x40000c00 0x400>; 76 interrupts = <50>; 77 clocks = <&rcc TIM5_CK>; 78 }; 79 80 lptimer1: timer@40002400 { 81 #address-cells = <1>; 82 #size-cells = <0>; 83 compatible = "st,stm32-lptimer"; 84 reg = <0x40002400 0x400>; 85 clocks = <&rcc LPTIM1_CK>; 86 clock-names = "mux"; 87 status = "disabled"; 88 89 pwm { 90 compatible = "st,stm32-pwm-lp"; 91 #pwm-cells = <3>; 92 status = "disabled"; 93 }; 94 95 trigger@0 { 96 compatible = "st,stm32-lptimer-trigger"; 97 reg = <0>; 98 status = "disabled"; 99 }; 100 101 counter { 102 compatible = "st,stm32-lptimer-counter"; 103 status = "disabled"; 104 }; 105 }; 106 107 spi2: spi@40003800 { 108 #address-cells = <1>; 109 #size-cells = <0>; 110 compatible = "st,stm32h7-spi"; 111 reg = <0x40003800 0x400>; 112 interrupts = <36>; 113 resets = <&rcc STM32H7_APB1L_RESET(SPI2)>; 114 clocks = <&rcc SPI2_CK>; 115 status = "disabled"; 116 117 }; 118 119 spi3: spi@40003c00 { 120 #address-cells = <1>; 121 #size-cells = <0>; 122 compatible = "st,stm32h7-spi"; 123 reg = <0x40003c00 0x400>; 124 interrupts = <51>; 125 resets = <&rcc STM32H7_APB1L_RESET(SPI3)>; 126 clocks = <&rcc SPI3_CK>; 127 status = "disabled"; 128 }; 129 130 usart2: serial@40004400 { 131 compatible = "st,stm32h7-uart"; 132 reg = <0x40004400 0x400>; 133 interrupts = <38>; 134 status = "disabled"; 135 clocks = <&rcc USART2_CK>; 136 }; 137 138 usart3: serial@40004800 { 139 compatible = "st,stm32h7-uart"; 140 reg = <0x40004800 0x400>; 141 interrupts = <39>; 142 status = "disabled"; 143 clocks = <&rcc USART3_CK>; 144 }; 145 146 uart4: serial@40004c00 { 147 compatible = "st,stm32h7-uart"; 148 reg = <0x40004c00 0x400>; 149 interrupts = <52>; 150 status = "disabled"; 151 clocks = <&rcc UART4_CK>; 152 }; 153 154 i2c1: i2c@40005400 { 155 compatible = "st,stm32f7-i2c"; 156 #address-cells = <1>; 157 #size-cells = <0>; 158 reg = <0x40005400 0x400>; 159 interrupts = <31>, 160 <32>; 161 resets = <&rcc STM32H7_APB1L_RESET(I2C1)>; 162 clocks = <&rcc I2C1_CK>; 163 status = "disabled"; 164 }; 165 166 i2c2: i2c@40005800 { 167 compatible = "st,stm32f7-i2c"; 168 #address-cells = <1>; 169 #size-cells = <0>; 170 reg = <0x40005800 0x400>; 171 interrupts = <33>, 172 <34>; 173 resets = <&rcc STM32H7_APB1L_RESET(I2C2)>; 174 clocks = <&rcc I2C2_CK>; 175 status = "disabled"; 176 }; 177 178 i2c3: i2c@40005c00 { 179 compatible = "st,stm32f7-i2c"; 180 #address-cells = <1>; 181 #size-cells = <0>; 182 reg = <0x40005C00 0x400>; 183 interrupts = <72>, 184 <73>; 185 resets = <&rcc STM32H7_APB1L_RESET(I2C3)>; 186 clocks = <&rcc I2C3_CK>; 187 status = "disabled"; 188 }; 189 190 dac: dac@40007400 { 191 compatible = "st,stm32h7-dac-core"; 192 reg = <0x40007400 0x400>; 193 clocks = <&rcc DAC12_CK>; 194 clock-names = "pclk"; 195 #address-cells = <1>; 196 #size-cells = <0>; 197 status = "disabled"; 198 199 dac1: dac@1 { 200 compatible = "st,stm32-dac"; 201 #io-channel-cells = <1>; 202 reg = <1>; 203 status = "disabled"; 204 }; 205 206 dac2: dac@2 { 207 compatible = "st,stm32-dac"; 208 #io-channel-cells = <1>; 209 reg = <2>; 210 status = "disabled"; 211 }; 212 }; 213 214 usart1: serial@40011000 { 215 compatible = "st,stm32h7-uart"; 216 reg = <0x40011000 0x400>; 217 interrupts = <37>; 218 status = "disabled"; 219 clocks = <&rcc USART1_CK>; 220 }; 221 222 spi1: spi@40013000 { 223 #address-cells = <1>; 224 #size-cells = <0>; 225 compatible = "st,stm32h7-spi"; 226 reg = <0x40013000 0x400>; 227 interrupts = <35>; 228 resets = <&rcc STM32H7_APB2_RESET(SPI1)>; 229 clocks = <&rcc SPI1_CK>; 230 status = "disabled"; 231 }; 232 233 spi4: spi@40013400 { 234 #address-cells = <1>; 235 #size-cells = <0>; 236 compatible = "st,stm32h7-spi"; 237 reg = <0x40013400 0x400>; 238 interrupts = <84>; 239 resets = <&rcc STM32H7_APB2_RESET(SPI4)>; 240 clocks = <&rcc SPI4_CK>; 241 status = "disabled"; 242 }; 243 244 spi5: spi@40015000 { 245 #address-cells = <1>; 246 #size-cells = <0>; 247 compatible = "st,stm32h7-spi"; 248 reg = <0x40015000 0x400>; 249 interrupts = <85>; 250 resets = <&rcc STM32H7_APB2_RESET(SPI5)>; 251 clocks = <&rcc SPI5_CK>; 252 status = "disabled"; 253 }; 254 255 dma1: dma-controller@40020000 { 256 compatible = "st,stm32-dma"; 257 reg = <0x40020000 0x400>; 258 interrupts = <11>, 259 <12>, 260 <13>, 261 <14>, 262 <15>, 263 <16>, 264 <17>, 265 <47>; 266 clocks = <&rcc DMA1_CK>; 267 #dma-cells = <4>; 268 st,mem2mem; 269 dma-requests = <8>; 270 status = "disabled"; 271 }; 272 273 dma2: dma-controller@40020400 { 274 compatible = "st,stm32-dma"; 275 reg = <0x40020400 0x400>; 276 interrupts = <56>, 277 <57>, 278 <58>, 279 <59>, 280 <60>, 281 <68>, 282 <69>, 283 <70>; 284 clocks = <&rcc DMA2_CK>; 285 #dma-cells = <4>; 286 st,mem2mem; 287 dma-requests = <8>; 288 status = "disabled"; 289 }; 290 291 dmamux1: dma-router@40020800 { 292 compatible = "st,stm32h7-dmamux"; 293 reg = <0x40020800 0x40>; 294 #dma-cells = <3>; 295 dma-channels = <16>; 296 dma-requests = <128>; 297 dma-masters = <&dma1 &dma2>; 298 clocks = <&rcc DMA1_CK>; 299 }; 300 301 adc_12: adc@40022000 { 302 compatible = "st,stm32h7-adc-core"; 303 reg = <0x40022000 0x400>; 304 interrupts = <18>; 305 clocks = <&rcc ADC12_CK>; 306 clock-names = "bus"; 307 interrupt-controller; 308 #interrupt-cells = <1>; 309 #address-cells = <1>; 310 #size-cells = <0>; 311 status = "disabled"; 312 313 adc1: adc@0 { 314 compatible = "st,stm32h7-adc"; 315 #io-channel-cells = <1>; 316 reg = <0x0>; 317 interrupt-parent = <&adc_12>; 318 interrupts = <0>; 319 status = "disabled"; 320 }; 321 322 adc2: adc@100 { 323 compatible = "st,stm32h7-adc"; 324 #io-channel-cells = <1>; 325 reg = <0x100>; 326 interrupt-parent = <&adc_12>; 327 interrupts = <1>; 328 status = "disabled"; 329 }; 330 }; 331 332 usbotg_hs: usb@40040000 { 333 compatible = "st,stm32f7-hsotg"; 334 reg = <0x40040000 0x40000>; 335 interrupts = <77>; 336 clocks = <&rcc USB1OTG_CK>; 337 clock-names = "otg"; 338 g-rx-fifo-size = <256>; 339 g-np-tx-fifo-size = <32>; 340 g-tx-fifo-size = <128 128 64 64 64 64 32 32>; 341 status = "disabled"; 342 }; 343 344 usbotg_fs: usb@40080000 { 345 compatible = "st,stm32f4x9-fsotg"; 346 reg = <0x40080000 0x40000>; 347 interrupts = <101>; 348 clocks = <&rcc USB2OTG_CK>; 349 clock-names = "otg"; 350 status = "disabled"; 351 }; 352 353 ltdc: display-controller@50001000 { 354 compatible = "st,stm32-ltdc"; 355 reg = <0x50001000 0x200>; 356 interrupts = <88>, <89>; 357 resets = <&rcc STM32H7_APB3_RESET(LTDC)>; 358 clocks = <&rcc LTDC_CK>; 359 clock-names = "lcd"; 360 status = "disabled"; 361 }; 362 363 mdma1: dma-controller@52000000 { 364 compatible = "st,stm32h7-mdma"; 365 reg = <0x52000000 0x1000>; 366 interrupts = <122>; 367 clocks = <&rcc MDMA_CK>; 368 #dma-cells = <5>; 369 dma-channels = <16>; 370 dma-requests = <32>; 371 }; 372 373 sdmmc1: mmc@52007000 { 374 compatible = "arm,pl18x", "arm,primecell"; 375 arm,primecell-periphid = <0x10153180>; 376 reg = <0x52007000 0x1000>; 377 interrupts = <49>; 378 interrupt-names = "cmd_irq"; 379 clocks = <&rcc SDMMC1_CK>; 380 clock-names = "apb_pclk"; 381 resets = <&rcc STM32H7_AHB3_RESET(SDMMC1)>; 382 cap-sd-highspeed; 383 cap-mmc-highspeed; 384 max-frequency = <120000000>; 385 }; 386 387 sdmmc2: mmc@48022400 { 388 compatible = "arm,pl18x", "arm,primecell"; 389 arm,primecell-periphid = <0x10153180>; 390 reg = <0x48022400 0x400>; 391 interrupts = <124>; 392 interrupt-names = "cmd_irq"; 393 clocks = <&rcc SDMMC2_CK>; 394 clock-names = "apb_pclk"; 395 resets = <&rcc STM32H7_AHB2_RESET(SDMMC2)>; 396 cap-sd-highspeed; 397 cap-mmc-highspeed; 398 max-frequency = <120000000>; 399 status = "disabled"; 400 }; 401 402 exti: interrupt-controller@58000000 { 403 compatible = "st,stm32h7-exti"; 404 interrupt-controller; 405 #interrupt-cells = <2>; 406 reg = <0x58000000 0x400>; 407 interrupts = <1>, <2>, <3>, <6>, <7>, <8>, <9>, <10>, <23>, <40>, <41>, <62>, <76>; 408 }; 409 410 syscfg: syscon@58000400 { 411 compatible = "st,stm32-syscfg", "syscon"; 412 reg = <0x58000400 0x400>; 413 }; 414 415 spi6: spi@58001400 { 416 #address-cells = <1>; 417 #size-cells = <0>; 418 compatible = "st,stm32h7-spi"; 419 reg = <0x58001400 0x400>; 420 interrupts = <86>; 421 resets = <&rcc STM32H7_APB4_RESET(SPI6)>; 422 clocks = <&rcc SPI6_CK>; 423 status = "disabled"; 424 }; 425 426 i2c4: i2c@58001c00 { 427 compatible = "st,stm32f7-i2c"; 428 #address-cells = <1>; 429 #size-cells = <0>; 430 reg = <0x58001C00 0x400>; 431 interrupts = <95>, 432 <96>; 433 resets = <&rcc STM32H7_APB4_RESET(I2C4)>; 434 clocks = <&rcc I2C4_CK>; 435 status = "disabled"; 436 }; 437 438 lptimer2: timer@58002400 { 439 #address-cells = <1>; 440 #size-cells = <0>; 441 compatible = "st,stm32-lptimer"; 442 reg = <0x58002400 0x400>; 443 clocks = <&rcc LPTIM2_CK>; 444 clock-names = "mux"; 445 status = "disabled"; 446 447 pwm { 448 compatible = "st,stm32-pwm-lp"; 449 #pwm-cells = <3>; 450 status = "disabled"; 451 }; 452 453 trigger@1 { 454 compatible = "st,stm32-lptimer-trigger"; 455 reg = <1>; 456 status = "disabled"; 457 }; 458 459 counter { 460 compatible = "st,stm32-lptimer-counter"; 461 status = "disabled"; 462 }; 463 }; 464 465 lptimer3: timer@58002800 { 466 #address-cells = <1>; 467 #size-cells = <0>; 468 compatible = "st,stm32-lptimer"; 469 reg = <0x58002800 0x400>; 470 clocks = <&rcc LPTIM3_CK>; 471 clock-names = "mux"; 472 status = "disabled"; 473 474 pwm { 475 compatible = "st,stm32-pwm-lp"; 476 #pwm-cells = <3>; 477 status = "disabled"; 478 }; 479 480 trigger@2 { 481 compatible = "st,stm32-lptimer-trigger"; 482 reg = <2>; 483 status = "disabled"; 484 }; 485 }; 486 487 lptimer4: timer@58002c00 { 488 #address-cells = <1>; 489 #size-cells = <0>; 490 compatible = "st,stm32-lptimer"; 491 reg = <0x58002c00 0x400>; 492 clocks = <&rcc LPTIM4_CK>; 493 clock-names = "mux"; 494 status = "disabled"; 495 496 pwm { 497 compatible = "st,stm32-pwm-lp"; 498 #pwm-cells = <3>; 499 status = "disabled"; 500 }; 501 }; 502 503 lptimer5: timer@58003000 { 504 #address-cells = <1>; 505 #size-cells = <0>; 506 compatible = "st,stm32-lptimer"; 507 reg = <0x58003000 0x400>; 508 clocks = <&rcc LPTIM5_CK>; 509 clock-names = "mux"; 510 status = "disabled"; 511 512 pwm { 513 compatible = "st,stm32-pwm-lp"; 514 #pwm-cells = <3>; 515 status = "disabled"; 516 }; 517 }; 518 519 vrefbuf: regulator@58003c00 { 520 compatible = "st,stm32-vrefbuf"; 521 reg = <0x58003C00 0x8>; 522 clocks = <&rcc VREF_CK>; 523 regulator-min-microvolt = <1500000>; 524 regulator-max-microvolt = <2500000>; 525 status = "disabled"; 526 }; 527 528 rtc: rtc@58004000 { 529 compatible = "st,stm32h7-rtc"; 530 reg = <0x58004000 0x400>; 531 clocks = <&rcc RTCAPB_CK>, <&rcc RTC_CK>; 532 clock-names = "pclk", "rtc_ck"; 533 assigned-clocks = <&rcc RTC_CK>; 534 assigned-clock-parents = <&rcc LSE_CK>; 535 interrupt-parent = <&exti>; 536 interrupts = <17 IRQ_TYPE_EDGE_RISING>; 537 st,syscfg = <&pwrcfg 0x00 0x100>; 538 status = "disabled"; 539 }; 540 541 rcc: reset-clock-controller@58024400 { 542 compatible = "st,stm32h743-rcc", "st,stm32-rcc"; 543 reg = <0x58024400 0x400>; 544 #clock-cells = <1>; 545 #reset-cells = <1>; 546 clocks = <&clk_hse>, <&clk_lse>, <&clk_i2s>; 547 st,syscfg = <&pwrcfg>; 548 }; 549 550 pwrcfg: power-config@58024800 { 551 compatible = "st,stm32-power-config", "syscon"; 552 reg = <0x58024800 0x400>; 553 }; 554 555 adc_3: adc@58026000 { 556 compatible = "st,stm32h7-adc-core"; 557 reg = <0x58026000 0x400>; 558 interrupts = <127>; 559 clocks = <&rcc ADC3_CK>; 560 clock-names = "bus"; 561 interrupt-controller; 562 #interrupt-cells = <1>; 563 #address-cells = <1>; 564 #size-cells = <0>; 565 status = "disabled"; 566 567 adc3: adc@0 { 568 compatible = "st,stm32h7-adc"; 569 #io-channel-cells = <1>; 570 reg = <0x0>; 571 interrupt-parent = <&adc_3>; 572 interrupts = <0>; 573 status = "disabled"; 574 }; 575 }; 576 577 mac: ethernet@40028000 { 578 compatible = "st,stm32-dwmac", "snps,dwmac-4.10a"; 579 reg = <0x40028000 0x8000>; 580 reg-names = "stmmaceth"; 581 interrupts = <61>; 582 interrupt-names = "macirq"; 583 clock-names = "stmmaceth", "mac-clk-tx", "mac-clk-rx"; 584 clocks = <&rcc ETH1MAC_CK>, <&rcc ETH1TX_CK>, <&rcc ETH1RX_CK>; 585 st,syscon = <&syscfg 0x4>; 586 snps,pbl = <8>; 587 status = "disabled"; 588 }; 589 590 pinctrl: pin-controller@58020000 { 591 #address-cells = <1>; 592 #size-cells = <1>; 593 compatible = "st,stm32h743-pinctrl"; 594 ranges = <0 0x58020000 0x3000>; 595 interrupt-parent = <&exti>; 596 st,syscfg = <&syscfg 0x8>; 597 pins-are-numbered; 598 599 gpioa: gpio@58020000 { 600 gpio-controller; 601 #gpio-cells = <2>; 602 reg = <0x0 0x400>; 603 clocks = <&rcc GPIOA_CK>; 604 st,bank-name = "GPIOA"; 605 interrupt-controller; 606 #interrupt-cells = <2>; 607 ngpios = <16>; 608 gpio-ranges = <&pinctrl 0 0 16>; 609 }; 610 611 gpiob: gpio@58020400 { 612 gpio-controller; 613 #gpio-cells = <2>; 614 reg = <0x400 0x400>; 615 clocks = <&rcc GPIOB_CK>; 616 st,bank-name = "GPIOB"; 617 interrupt-controller; 618 #interrupt-cells = <2>; 619 ngpios = <16>; 620 gpio-ranges = <&pinctrl 0 16 16>; 621 }; 622 623 gpioc: gpio@58020800 { 624 gpio-controller; 625 #gpio-cells = <2>; 626 reg = <0x800 0x400>; 627 clocks = <&rcc GPIOC_CK>; 628 st,bank-name = "GPIOC"; 629 interrupt-controller; 630 #interrupt-cells = <2>; 631 ngpios = <16>; 632 gpio-ranges = <&pinctrl 0 32 16>; 633 }; 634 635 gpiod: gpio@58020c00 { 636 gpio-controller; 637 #gpio-cells = <2>; 638 reg = <0xc00 0x400>; 639 clocks = <&rcc GPIOD_CK>; 640 st,bank-name = "GPIOD"; 641 interrupt-controller; 642 #interrupt-cells = <2>; 643 ngpios = <16>; 644 gpio-ranges = <&pinctrl 0 48 16>; 645 }; 646 647 gpioe: gpio@58021000 { 648 gpio-controller; 649 #gpio-cells = <2>; 650 reg = <0x1000 0x400>; 651 clocks = <&rcc GPIOE_CK>; 652 st,bank-name = "GPIOE"; 653 interrupt-controller; 654 #interrupt-cells = <2>; 655 ngpios = <16>; 656 gpio-ranges = <&pinctrl 0 64 16>; 657 }; 658 659 gpiof: gpio@58021400 { 660 gpio-controller; 661 #gpio-cells = <2>; 662 reg = <0x1400 0x400>; 663 clocks = <&rcc GPIOF_CK>; 664 st,bank-name = "GPIOF"; 665 interrupt-controller; 666 #interrupt-cells = <2>; 667 ngpios = <16>; 668 gpio-ranges = <&pinctrl 0 80 16>; 669 }; 670 671 gpiog: gpio@58021800 { 672 gpio-controller; 673 #gpio-cells = <2>; 674 reg = <0x1800 0x400>; 675 clocks = <&rcc GPIOG_CK>; 676 st,bank-name = "GPIOG"; 677 interrupt-controller; 678 #interrupt-cells = <2>; 679 ngpios = <16>; 680 gpio-ranges = <&pinctrl 0 96 16>; 681 }; 682 683 gpioh: gpio@58021c00 { 684 gpio-controller; 685 #gpio-cells = <2>; 686 reg = <0x1c00 0x400>; 687 clocks = <&rcc GPIOH_CK>; 688 st,bank-name = "GPIOH"; 689 interrupt-controller; 690 #interrupt-cells = <2>; 691 ngpios = <16>; 692 gpio-ranges = <&pinctrl 0 112 16>; 693 }; 694 695 gpioi: gpio@58022000 { 696 gpio-controller; 697 #gpio-cells = <2>; 698 reg = <0x2000 0x400>; 699 clocks = <&rcc GPIOI_CK>; 700 st,bank-name = "GPIOI"; 701 interrupt-controller; 702 #interrupt-cells = <2>; 703 ngpios = <16>; 704 gpio-ranges = <&pinctrl 0 128 16>; 705 }; 706 707 gpioj: gpio@58022400 { 708 gpio-controller; 709 #gpio-cells = <2>; 710 reg = <0x2400 0x400>; 711 clocks = <&rcc GPIOJ_CK>; 712 st,bank-name = "GPIOJ"; 713 interrupt-controller; 714 #interrupt-cells = <2>; 715 ngpios = <16>; 716 gpio-ranges = <&pinctrl 0 144 16>; 717 }; 718 719 gpiok: gpio@58022800 { 720 gpio-controller; 721 #gpio-cells = <2>; 722 reg = <0x2800 0x400>; 723 clocks = <&rcc GPIOK_CK>; 724 st,bank-name = "GPIOK"; 725 interrupt-controller; 726 #interrupt-cells = <2>; 727 ngpios = <8>; 728 gpio-ranges = <&pinctrl 0 160 8>; 729 }; 730 }; 731 }; 732}; 733 734&systick { 735 clock-frequency = <250000000>; 736 status = "okay"; 737}; 738